![[ICO]](/icons/blank.gif){kind=icon}
![[PARENTDIR]](/icons/back.gif){kind=icon}
![[ ]](/icons/layout.gif){kind=icon}
| Name | Last modified | Size | Description |
|---|---|---|---|---|
| Parent Directory | - | ||
| Handout.verilog1.pdf | 2011-02-03 16:29 | 338K | |
| Handout.verilog2.pdf | 2011-02-03 16:30 | 258K | |
| Handout01.SignExt.pdf | 2011-02-07 15:11 | 77K | |
| pipelining.pdf | 2011-02-21 23:02 | 175K | |
| 04SequentialBasics-1..> | 2011-09-29 23:05 | 256K | |
| 05-Memories.pdf | 2011-10-20 18:24 | 629K | |
| 04statemachines.pdf | 2012-03-11 23:16 | 122K | |
| 05-Memory-examples-f..> | 2013-04-09 18:11 | 469K | |
| Handout.verilog.test..> | 2014-02-08 22:50 | 91K | |
| lect00_intro.pdf | 2016-01-07 17:27 | 3.7M | |
| lect01_flow.pdf | 2016-01-07 17:27 | 393K | |
| lect02_std_cells.pdf | 2016-01-07 18:27 | 134K | |
| lect03_abstract.pdf | 2016-01-07 18:27 | 105K | |
| lecture01.pdf | 2016-02-04 13:16 | 1.8M | |
| ASIC-FPGA-processor.pdf | 2016-02-04 13:27 | 2.9M | |
| moreverilog.pdf | 2016-02-16 13:28 | 169K | |
| synthesis-ucla-short..> | 2016-02-27 17:39 | 692K | |
| arm-memory-generator..> | 2016-03-18 22:05 | 372K | |
| slides-cadence-encou..> | 2016-04-17 17:11 | 1.1M | |
| tutorial-encounter-G..> | 2016-04-17 18:22 | 2.6M | |
| tutorial-encounter-e..> | 2016-04-17 18:42 | 354K | |