ARM memory generator

Arm Memory generator

- Make sure you create a folder similar to what you did for other hws. Then for memory generator point to the location that the executable arm memory generator command can exectute.
- For example:

  Single port register file:

  /afs/umbc.edu/depts/cmpe/vlsi/cmpe641_sp16/ARM/arm/csm/ch013n/rf_sp_hdd_rvt_rvt/r4p0-00eac0/bin

  Single port SRAM:

  /afs/umbc.edu/depts/cmpe/vlsi/cmpe641_sp16/ARM/arm/csm/ch013n/sram_sp_hdf_rvt_rvt/r5p0-01eac0/bin

  Executable file: sram_sp_hdf_rvt_rvt

- So basically in your Verilog folder you execute:

/afs/umbc.edu/depts/cmpe/vlsi/cmpe641_sp16/ARM/arm/csm/ch013n/sram_sp_hdf_rvt_rvt/r5p0-01eac0/bin/sram_sp_hdf_rvt_rvt

- When you execute the command then GUI ARM memory generate will showup as long as you are able to execute GUI in your server.

Screen shot for ARM Memory generator

- Every time that you change any parameter you need to Update.
- For Views, you should choose Verilog model, Synopsis Model, to generate separately.



- Sample generated files in your folder:

```
linuxserver1.cs.umbc.edu[188] cd verilog/
linuxserver1.cs.umbc.edu[189] ls
ACI.log                         sram_sp_hd_nldm_ff_1p32v_1p32v_0c_syn.lib
sram_sp_hd_nldm_tt_1p20v_1p20v_25c_syn.lib  sram_sp_hd.v
sram_sp_hd_ff_1p32v_1p32v_0c.ps
sram_sp_hd_nldm_ff_1p32v_1p32v_m40c_syn.lib
sram_sp_hd_ss_1p08v_1p08v_125c.ps
sram_sp_hd_ff_1p32v_1p32v_m40c.ps
sram_sp_hd_nldm_ss_1p08v_1p08v_125c_syn.lib
sram_sp_hd_tt_1p20v_1p20v_25c.ps
```

- For both simulation and implementation, you instantiate the memory that you generated in your top Verilog file that you write.

Modifying rc script file for synthesis

- For synthesis in rc script that you have
  - Make sure you point to the location of generated Verilog files for the memory in addition to your other Verilog files
    - set_attribute hdl_search_path
  - Make sure you point to the location of .lib file that was generated for your memory
    - set_attribute lib_search_path
  - Make sure you put the exact library name
    - set_attribute library
  - List your verilog files but NOT the Verilog file that was generated
    - Ex: set myFiles [list top.v] ;