

### *Standard Cell Libraries*

Standard cell libraries are required by almost all CAD tools for chip design

Standard cell libraries contain primitive cells required for digital design

However, more complex cells that have been specially optimized can also be included

The main purpose of the CAD tools is to implement the so called RTL-to-GDS flow

The input to the design process, in most cases, is the circuit description at the register-transfer level (RTL)

The final output from the design process is the full chip layout, mostly in the GDSII (gds2) format

To produce a functionally correct design that meets all the specifications and constraints, requires a combination of different tools in the design flows

These tools require specific information in different formats for each of the cells in the standard cell library provided to them for the design

### *Standard Cell Library Formats*

The formats explained here are for Cadence tools, however similar information is required for other tool suites.

- Physical Layout (gdsII, Virtuoso Layout Editor)

Should follow specific design standards eg. constant height, offsets etc.

- Logical View (verilog description or TLF or LIB)

Verilog is required for dynamic simulation. Place and route tools usually can use TLF.

Verilog description should preferably support back annotation of timing information.

- Abstract View (Cadence Abstract Generator, LEF)

LEF: Contains information about each cell as well as technology information

- Timing, power and parasitics (TLF or LIB)

Transistor and interconnect parasitics are extracted using Cadence or other extraction tools.


Spice or Spectre netlist is generated and detailed timing simulations are performed.

Power information can also be generated during these simulations.

Data is formatted into a TLF or LIB file including process, temperature and supply voltage variations.

Logical information for each cell is also contained in this file.

*Standard Cell Library Formats*



## *Standard Cell Layout*

### *Routing Grids*

Both vertical and horizontal routing grids need to be defined

HVH or VHV routing is defined for alternating metals layers

All standard cell pins should ideally be placed on intersection of horizontal and vertical routing grids

Exceptions are abutment type pins (VDD and GND)

Grids are defined wrt the cell origin

Grids can be offset from the origin, however by exactly half the grid spacing


The cell height must be a multiple of the horizontal grid spacing

All cells must have the same height, but some complex cells can be designed with double height

The cell width must be a multiple of the vertical grid spacing


However, limited routing tracks are the bottleneck even with wider cells

*Standard Cell Layout*




## *Standard Cell Layout*

*Routing Grids without offset*



*Routing Grids with offset*




Routing grids are used by the CAD tools to route wires over the standard cells placed in the design

Some CAD tools can route off grid, however most are optimal when they route on grid


*Standard Cell Layout*

*Routing Grid Spacing*


*Line-on-line*



*Line-on-Via*




*Via-on-Via*





*NAND (nand2x4) Standard Cell Layout*



## *A Good Standard Cell Library*

Cell libraries determine the overall performance of the synthesized logic

Synthesis engines rely on a number of factors for optimization

The cell library should be designed catered solely towards the synthesis approach

Here are some guidelines:

- A variety of drive strengths for all cells
- Larger varieties of drive strengths for inverters and buffers
- Cells with balanced rise and fall delays (for clock tree buffers/gated clocks)
- Same logical function and its inversion as separate outputs, within same cell
- Complex cells (e.g. AOI, OAI)
- High fanin cells

### *A Good Standard Cell Library*

- Variety of flip-flops, both positive and negative edge triggered, preferably with multiple drive strengths
- Single or Multiple outputs available for each flip-flop (e.g. Q only, or Qbar only or both), preferably with multiple drive strengths
- Flops to contain different inputs for Set and Reset (e.g. Set only, Reset only, both)
- Variety of latches, both positive and negative level sensitive
- Several delay cells. Useful for fixing hold time violations
- To enable scan testing of the designs, each flip-flop should have an equivalent scan flop

Using high fan-in reduce the overall cell area, but may cause routing congestion inadvertently causing timing degradation. Therefore they should be used with caution