


Verilog Module Tutorial

By TA Brian W. Stevens – CMPE415 – UMBC Spring 2015 – Dr. Tinoosh Mohsenin

What will this guide teach you?

This guide will go through how to use Xilinx 13.2 to create a Verilog module for a simple 8 bit multiplier. It will show you how to add files to Xilinx projects and how to incorporate a testbench for your Verilog module. There are also some other helpful tips as well.

1. Open up Xilinx ISE Design Suite 13.2



2. Create New Project

- a. On the top toolbar go to File > New Project
- b. Name your project and select the location for the project

New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name: ExampleProject

Location: D:\ExampleProject ...

Working Directory: D:\ExampleProject ...

Description: This is a simple example project for an 8-bit multiplier.

Select the type of top-level source for the project

Top-level source type: HDL

More Info Next Cancel

- c. Click Next

3. Project Settings

- a. Enter the following information about your FPGA. This information is also under “Spartan-3E FPGA Family: Data Sheet” under Package Marking (page 6).
http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf

New Project Wizard

Project Settings


Specify device and project properties.
Select the device and design flow for the project

Property Name	Value
Evaluation Development Board	None Specified
Product Category	General Purpose
Family	Spartan3E
Device	XC3S500E
Package	FG320
Speed	-4
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>


More Info Next Cancel

- b. Click Next

- Helpful Hint #2 – you can change the settings of your FPGA Board(Speed, Family, Package... ect) by right clicking your project tree and selecting “Design Properties”




4. Project Summary Displayed



- a. Click Finish


5. Project ISE Display

- a. Your project environment will be displayed as seen below.



6. Create a New Source


- a. Right click on the project and select "New Source" as seen below **OR** go to Project > New Source **OR** you can use the buttons to the left of the hierarchy tree



- Helpful Tip #1 – here you can also add existing Verilog and other source files to your design, here are the options
 - a. New Source - starts wizard to create a new source _le (Verilog, VHDL, Schematic, etc...), creating a shell if desired, and adds it for use in the project.
 - b. Add Source - Allows you to point to a source _le in the project directory or anywhere else and include it for use in the project
 - c. Add Copy of Source - Creates a copy of the source _le in the project directory and adds the copy for use in the project


7. New Source Type and File Name

- a. After clicking “New Source”, select “Verilog Module” as the file type and enter the file name(here as “Eight_Bit_Multiplier”) as seen below.



8. Pre-define Inputs and Outputs

- a. This window allows you to enter in your pre-defined inputs and outputs. This step will automatically create a template module for you with the inputs and outputs you type below. However, this is not required and you can always just select “Next” and change the inputs and outputs later.



New Source Wizard

Define Module

Specify ports for module.

Module name:


Port Name	Direction	Bus	MSB	LSB
in0	input	<input checked="" type="checkbox"/>	7	0
in1	input	<input checked="" type="checkbox"/>	7	0
clk	input	<input type="checkbox"/>		
out	output	<input checked="" type="checkbox"/>	15	0
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		

More Info Next Cancel

- b. Click Next

9. Summary Displayed


- a. Displays a summary of the file you are creating, lists inputs/outputs ect.




- b. Click Finish

10. New Verilog File Displayed

a. This will now show your added file in the ISE environment.



b. You will notice that the Verilog module has been added under your project tree(hierarchy)



- c. Your new file will show your auto-generated Verilog module with any inputs and outputs already previously defined.

```
1 |timescale 1ns / 1ps
2 |//////////////////////////////////////////////////////////////////
3 |// Company:
4 |// Engineer:
5 |//
6 |// Create Date:    13:05:37 02/09/2015
7 |// Design Name:
8 |// Module Name:    Eight_Bit_Multiplier
9 |// Project Name:
10 |// Target Devices:
11 |// Tool versions:
12 |// Description:
13 |//
14 |// Dependencies:
15 |//
16 |// Revision:
17 |// Revision 0.01 - File Created
18 |// Additional Comments:
19 |//
20 |//////////////////////////////////////////////////////////////////
21 |module Eight_Bit_Multiplier(
22 |    input [7:0] in0,
23 |    input [7:0] in1,
24 |    input clk,
25 |    output [15:0] out
26 |);
27 |
28 |
29 |endmodule
30 |
```


Eight_Bit_Multiplerv Design Summary

- d. Completed code for the 8-bit multiplier is below. You will learn about this syntax in class.

```
1  `timescale 1ns / 1ps
2  ////////////////////////////////////////////////////////////////////
3  // Company: UMBC CMPE415
4  // Engineer: Brian W. Stevens
5  //
6  // Create Date:    13:05:37 02/09/2015
7  // Design Name:   8-bit Multiplier
8  // Module Name:   Eight_Bit_Multiplier
9  // Project Name:  ExampleProject1
10 // Target Devices: Spartan 3E
11 // Tool versions: Xilinx 13.2
12 // Description: An awesome example project for an 8-bit multiplier
13 //
14 // Dependencies: 2's complement inputs and 2's complement output
15 //
16 // Revision: none
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ////////////////////////////////////////////////////////////////////
21 module Eight_Bit_Multiplier(
22     input [7:0] in0,
23     input [7:0] in1,
24     input clk,
25     output reg [15:0] out //make sure to include reg
26 );
27
28     reg [7:0] temp_in0, temp_in1;
29     wire [15:0] temp_out;
30
31     // Perform Logic
32     assign temp_out = {{8{temp_in0[7]}},temp_in0} * {{8{temp_in1[7]}},temp_in1};
33     /*** {{8{temp_in0[7]}},temp_in0} is used to sign extend temp_in0 by 8 places
34     // to match the size of out, this must be done, you will learn about this in class
35
36     // Register input
37     always @ (posedge clk) begin
38         temp_in0 <= in0;
39         temp_in1 <= in1;
40         out <= temp_out;
41     end
42
43 endmodule
44
```


Eight_Bit_Multiplier.v Design Summary (out of date)

- e. Make sure to check syntax before running simulations of your Verilog modules




11. Creating a Testbench

- a. Now we will create a testbench based off our Verilog module
- b. Go to Project > New Source
- c. Select Verilog Test Fixture and name the file with an extension such as “_tb” or “_test”




d. Choose the associate source or the Verilog file you wish to make a testbench for.




e. Click Next

12. Summary of Testbench




a. Click Finish

- b. Earlier in your Design Hierarchy in the top left of the ISE, you saw that your Verilog module was under the “Implementation” Section. This views your non-test fixtures.




- c. Click the “Simulation” circle to switch to view your projects simulations files




- d. This opens the file seen below. As you can see this testbench has auto generated inputs and outputs based on your Verilog module. It also creates an instantiation of the Verilog module that you are testing, in this case called “ uut”, so you can test the module versus different inputs. It also initializes the inputs to the module you are testing.

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:    13:16:36 02/09/2015
7 // Design Name:   Eight_Bit_Multiplier
8 // Module Name:   D:/ExampleProject1/Eight_Bit_Multiplier_tb.v
9 // Project Name:  ExampleProject1
10 // Target Device:
11 // Tool versions:
12 // Description:
13 //
14 // Verilog Test Fixture created by ISE for module: Eight_Bit_Multiplier
15 //
16 ///////////////////////////////////////////////////////////////////
17 module Eight_Bit_Multiplier_tb;
18     // Inputs
19     reg [7:0] in0;
20     reg [7:0] in1;
21     reg clk;
22
23     // Outputs
24     wire [15:0] out;
25
26     // Instantiate the Unit Under Test (UUT)
27     Eight_Bit_Multiplier uut (
28         .in0(in0),
29         .in1(in1),
30         .clk(clk),
31         .out(out)
32     );
33
34     initial begin
35         // Initialize Inputs
36         in0 = 0;
37         in1 = 0;
38         clk = 0;
39
40         // Wait 100 ns for global reset to finish
41         #100;
42
43         // Add stimulus here
44
45     end
46
47 endmodule
48
49
```



- e. Make sure to run Behavioral Check Syntax to check your testbench code before simulating the behavioral model



13. Complete the Test Bench

- a. Now it is time for you to write your own testbench, try this link for a tutorial about test benches and using ISim.

<http://www.csee.umbc.edu/~tinoosh/cmpe415/tutorials/ISimTestbenchTutorial.pdf>

b. A sample testbench file is listed here, provided by Dr. Tinoosh Mohsenin
http://www.csee.umbc.edu/~tinoosh/cmpe691/hw/HW1/tbench_template.v