Verilog Module Tutorial

By TA Brian W. Stevens - CMPE415 - UMBC Spring 2015 - Dr. Tinoosh Mohsenin

What will this guide teach you?

This guide will go through how to use Xilinx 13.2 to create a Verilog module for a simple 8 bit multiplier. It will show you how to add files to Xilinx projects and how to incorporate a testbench for your Verilog module. There are also some other helpful tips as well.

1. Open up Xilinx ISE Design Suite 13.2

J Xilinx ISE Design Suite 12.2	
Accessories	
🌙 ChipScope Pro	
Documentation	
🍌 EDK	
🗢 Xilinx Platform Studio	
Xilinx Software Development Kir	t
Documentation	
J Tools	
📗 ISE Design Tools	
32-bit Project Navigator	
64-bit Project Navigator	
32-bit Tools	
64-bit Tools	
Documentation	Ξ
PlanAhead	
System Generator	+
4 Back	
1	
	-
🍙 🍳 🍙 🏉 🎍 La	b0
🧐 New Tab - Google C 👔	0

2. Create New Project

- a. On the top toolbar go to File > New Project
- b. Name your project and select the location for the project

New Project	: Wizard
Create New Pro	
	ons, and comment for the project
Name:	ExampleProject
Location:	D:\ExampleProject
Working Directory:	D:\ExampleProject
Description:	This is a simple example project for an 8-bit multiplier.
Select the type of to	op-level source for the project
Top-level source typ	De:
HDL	•
More Info	Next Cancel

c. Click Next


3. Project Settings

 a. Enter the following information about your FPGA. This information is also under "Spartan-3E FPGA Family: Data Sheet" under Package Marking (page 6). http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf

Project Settings	
Specify device and project properties. Select the device and design flow for the pr	roject
Property Name	Value
Evaluation Development Board	None Specified
Product Category	General Purpose
Family	Spartan3E
Device	XC3S500E
Package	FG320
Speed	-4
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	

b. Click Next

• Helpful Hint #2 – you can change the settings of your FPGA Board(Speed, Family, Package... ect) by right clicking your project tree and selecting "Design Properties"



4. Project Summary Displayed

```
23
G
         New Project Wizard
  Project Summary
   Project Navigator will create a new project with the following specifications.
                                                                                      ٠
  Project:
      Project Name: ExampleProject1
      Project Path: D:\ExampleProject1
      Working Directory: D:\ExampleProject1
      Description: This is a simple example project for an 8-bit multiplier.
      Top Level Source Type: HDL
  Device:
      Device Family: Spartan3E
      Device: xc3s500e
                     fg320
      Package:
                                                                                      Ξ
      Speed:
                      -4
      Top-Level Source Type: HDL
      Synthesis Tool: XST (VHDL/Verilog)
      Simulator: ISim (VHDL/Verilog)
      Preferred Language: Verilog
      Property Specification in Project File: Store all values
      Manual Compile Order: false
      VHDL Source Analysis Standard: VHDL-93
      Message Filtering: disabled
  More Info
                                                                     Finish
                                                                               Cancel
```

a. Click Finish

5. Project ISE Display

a. Your project environment will be displayed as seen below.

VEE Project Navigator (O.S.La) - D-S.SampleProject1(SampleProject1)aire	- 0 - X
ille Edit View Project Source Process Tools Window Layout Help	
expn ↔ □ # X	
🛚 View 🗿 🥸 Inclementation 🔿 🐼 Smilaton	
i Hiearchy	
a l → 3 Longelongett i → 1 → 3 Longelongett	
In EmptyVew	
The view currently contrainer to flex. You can add free to the project using the bodes stells, curranted from the Projectionary, and by	
uning the Design, Files, and Utravies panels.	
al — Use:	
Image between the second by	
Add Source: To add an existing file to the project.	
Add Capy of Source: To capy an existing file to the project	
directory and add it to the project.	
· ·	
12 No Processes Running	
🗓 No single design module is selected.	
C in Second Linking	
Start 102 Design 10 Here 10 Libraries	
	⇔⊡ <i>8</i> ×
	A
	~
	•
🛓 Warneyo 😫 Console 🧿 Error 😻 Find in Ries Results	

6. Create a New Source

a. Right click on the project and select "New Source" as seen below **OR** go to Project > New Source **OR** you can use the buttons to the left of the hierarchy tree

_												
> 19	SE Proj	ect Nav	igator (O.6	1xd) - D:\8	xample	Pro	oject1\Exa	ImpleProje	ct1.xise			
File	Edit	View	Project	Source	Proc	ess	Tools	Window	Layout	Help		
	1 🖻	i di	8 8	0.0	$\times $	ົ	(al »	PP	BB	۶ 🔊	Ъ. Н	
Desig	n								↔ 🗆	đΧ		
T	View:	۵ 🔯	Implementat	ion 💿 🛃	Simula	tion	n					
æ	Hiera	rchy								*		
8			pleProject1									
	0	xc3s5	00e-4fg320			¥	New Sou	rce				
					Emp	(III)	Add Sou			- 11		
6		The v	iew currentl	y contains		_		y of Source		- 11		
			the toolbar the Design,		mand					-11		
			the besign,	ries, anu			Manual (Compile Or	der			
		Use:				►	Impleme	nt Top Mo	dule	- 11		
			New Sour Add Sour				File/Path	Display		•		
			Add Copy				Expand A	ai				
				and add it			Collapse					
					-	4.4	r.		Ctr			
					1	Ä)	Find		Ctr	+1+		
						2	Design P	roperties				
	4.65	lo Proce	sses Running	3								
EYM	Nosi	nale de	sign modul	e is select	ed	_						
	i - 2		sign Utilitie		cu.							
×44			angir otiniti									
M.												
>	Start	B(\$ [Design 🚺	Files	🗋 Libr	arie	es					
Warn	nings									-		

- Helpful Tip #1 here you can also add existing Verilog and other source files to your design, here are the options
 - a. New Source starts wizard to create a new source _le (Verilog, VHDL, Schematic, etc...), creating a shell if desired, and adds it for use in the project.
 - b. Add Source Allows you to point to a source _le in the project directory or anywhere else and include it for use in the project
 - c. Add Copy of Source Creates a copy of the source _le in the project directory and adds the copy for use in the project

7. New Source Type and File Name

a. After clicking "New Source", select "Verilog Module" as the file type and enter the file name(here as "Eight_Bit_Multipler") as seen below.

	X
New Source Wizard	
 New Source Wizard Select Source Type Select Source type, file name and its location. IP (CORE Generator & Architecture Wizard) Schematic System Generator Project User Document Verilog Module Verlog Test Fixture VHDL Module VHDL Ackage VHDL Test Bench Embedded Processor 	File name: Eight_Bit_Multiplier Location: D:\ExampleProject1
More Info	Next Cancel

8. Pre-define Inputs and Outputs

a. This window allows you to enter in your pre-defined inputs and outputs. This step will automatically create a template module for you with the inputs and outputs you type below. However, this is not required and you can always just select "Next" and change the inputs and outputs later.

Specify ports for module. Iodule name Eight_Bit_Multiplier					
Port Name	Directio	n	Bus	MSB	LSB
in0	input	-	V	7	0
in1	input	•	V	7	0
clk	input	-			
out	output	-	V	15	0
	input	-			
	input	-			
	input	-			
	input	-			
	input	-			
	input	-			
	input	-			
	input	-			

b. Click Next

9. Summary Displayed

a. Displays a summary of the file you are creating, lists inputs/outputs ect.

							23
6	New Source	Wizard					
	,						
	Summary						
	Project Navigator will cr	eate a new skeleto	n source with the	following specification			
	Add to Project: Yes	cate a new skeleto	n boarce mar are	Tollowing specification.			
	Source Directory: D:\Exa Source Type: Verilog Mod						
	Source Name: Eight_Bit_						
	Module name: Eight_Bit_ Port Definitions:	Multiplier					
	Port Definitions: in0	Bus:	7:0	input			
	in1	Bus:	7:0	input			
	clk out	Pin Bus:	15:0	input			
	out	BUS:	15:0	output			
	More Info					Finis	h Cancel


b. Click Finish

10. New Verilog File Displayed


a. This will now show your added file in the ISE environment.

JSE Project Navigator (O.61xd) - D:\ExampleProject1\ExampleProject1.xise - [Eigl	ht, Bri, Multiplierv)	- 0 - X
File Edit View Project Source Process Tools Window Layout		_ 6 ×
1 2 2 2 4 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
Design	<pre>S d</pre>	
🍃 Start 🎕 Design 🖺 Files 🎦 Libraries	Eght_Bit_Multiples/v	
Warnings		⇔⊡ e ×
e Groot O Error & Frid Files Realty		, "
		Ln 1 Col 1 Verilog

b. You will notice that the Verilog module has been added under your project tree(hierarchy)




c. Your new file will show your auto-generated Verilog module with any inputs and outputs already previously defined.



d. Completed code for the 8-bit multiplier is below. You will learn about this syntax in class.

```
1
          timescale 1ns / 1ps
      // Company: UMBC CMPE415
      3
        // Engineer: Brian W. Stevens
      4
5
      5
      6
        // Create Date:
                           13:05:37 02/09/2015
      7
         // Design Name:
                         8-bit Multiplier
2
      8
        // Module Name:
                          Eight_Bit_Multiplier
        // Project Name: ExampleProject1
      9
     10 // Target Devices: Spartan 3E
11 // Tool versions: Xilinx 13.2
٨
%
     12 // Description: An awesome example project for an 8-bit multiplier
%
     13
*
     14
         // Dependencies: 2's complement inputs and 2's complement output
     15
C
        // Revision: none
     16
۲
     17
         // Revision 0.01 - File Created
     18
         // Additional Comments:
     19
     20
         module Eight_Bit_Multiplier(
     21
            input [7:0] in0,
     22
             input [7:0] in1,
     23
             input clk,
     24
     25
             output reg [15:0] out //make sure to include reg
     26
            );
     27
             reg [7:0] temp_in0, temp_in1;
     28
             wire [15:0] temp_out;
     29
     30
     31
             // Perform Logic
             assign temp_out = {{8{temp_in0[7]}},temp_in0} * {{8{temp_in1[7]}},temp_in1};
     32
     33
            //*** {{8{temp_in0[7]}},temp_in0} is used to sign extend temp_in0 by 8 places
// to match the size of out, this must be done, you will learn about this in class
     34
     35
             // Register input
     36
             always @ (posedge clk) begin
     37
               temp_in0 <= in0;</pre>
     38
     39
               temp_in1 <= in1;</pre>
     40
              out <= temp_out;</pre>
     41
             end
     42
         endmodule
     43
     44
   < III
                                                       X
Design Summary (out of date)
                      Eight Bit Multiplier.v
```

e. Make sure to check syntax before running simulations of your Verilog modules



11. Creating a Testbench

- a. Now we will create a testbench based off our Verilog module
- b. Go to Project > New Source
- c. Select Verilog Test Fixture and name the file with an extension such as "_tb" or "_test"

> New Source Wizard	
Select Source Type Select source type, file name and its location. BMM File ChipScope Definition and Connection File Schematic Schematic Schematic System Generator & Architecture Wizard) Schematic System Generator Project User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Dubrary P VHDL Package VHDL Test Bench Embedded Processor	File name: Eight_Bit_Multiplier_tb Location: D: \ExampleProject1
More Info	Next Cancel

d. Choose the associate source or the Verilog file you wish to make a testbech for.


	23
New Source Wizard	
Associate Source	
Select a source with which to associate the new source.	
Eight_Bit_Multiplier	
More Info	Next Cancel
Porcano	Cancel

- e. Click Next
- 12. Summary of Testbench


New Source Wizard	(
Summary	
Project Navigator will create a new skeleton source with the following specifications.	
Add to Project: Yes Source Directory: D:VExampleProject1 Source Type: Verlog Test Fixture Source Name: Eight_Bit_Multiplier_tb.v	
Association: Eight_Bit_Multiplier	
More Info	Finish Cancel

a. Click Finish


b. Earlier in your Design Hierarchy in the top left of the ISE, you saw that your Verilog module was under the "Implementation" Section. This views your non-test fixtures.



c. Click the "Simulation" circle to switch to view your projects simulations files



d. This opens the file seen below. As you can see this testbench has auto generated inputs and outputs based on your Verilog module. It also creates an instantiation of the Verilog module that you are testing, in this case called "uut", so you can test the module versus different inputs. It also initializes the inputs to the module you are testing.



e. Make sure to run Behavioral Check Syntax to check your testbench code before simulating the behavioral model

Desig	jn	⇔□♂×				
F ř	View:	🕥 🔯 Impleme	entation 🔘	🧱 Simulation		
a	Behavio	oral				•
a	Hierar					
		ExampleProj				
		xc3s500e-4fg		tb (Eight_Bit_M	ultiplier tb.v)	
<u>6</u>		uut -	Eight_Bit_M	lultiplier (Eight	Bit_Multiplier.v)	
\blacksquare	63 N	o Processes Rur	nning			
ŢŢ	Processes: Eight_Bit_Multiplier_tb					
Ţ	E Sim Simulator					
70	- 🔃 🖉 Behavioral Check Syntax Simulate Behavioral Model					
- <u>-</u>						
ш						
>	Start	🗉 🕻 Design	Files	Libraries		

13. Complete the Test Bench

a. Now it is time for you to write your own testbench, try this link for a tutorial about test benches and using ISim.

http://www.csee.umbc.edu/~tinoosh/cmpe415/tutorials/ISimTestbenchTutorial.pdf

b. A sample testbench file is listed here, provided by Dr. Tinoosh Mohsenin http://www.csee.umbc.edu/~tinoosh/cmpe691/hw/HW1/tbench_template.v