FPGAs-3

Design Without and With Constraints

Logic Placement Can Be Very Different

Without global timing constraints



Logic is placed randomly

With global timing constraints



Logic is placed to result in a faster design

Setup and hold time

- Setup time: The data must become valid at least a setup time before the arrival of the active clock edge at its pin.
- *Hold Time*: The data must stay valid at least a hold time after the arrival of the active clock edge at its pin.

Period Constraints

Cover Paths Between Synchronous Elements



PERIOD Constraint

Use the Most Accurate Timing Information

- Clock skew between the source and destination flip-flops
- Synchronous elements clocked on the negative edge
- Unequal clock duty cycles
- ✓ Clock input jitter



Period Constraint

Clock uncertainty is automatically accounted for in global constraint calculations



Period Constraint

Timing Analyzer calculation accounts for most accurate timing information

fiming constraint: NPUT_JITTER 0.001	<u>TS inst clo</u> ins:	ckgen CLK0 B	UF 0 = PERIOD TIMEGRP "	inst clockgen CLK	(0 BUF 0" TS elk HIGH 50%
10 peths enelyzed, 4) timing errors detect (inimum period is 2.0	endpoints an ed. (Disetup e HEns.	alyzed, Difailing a mars, O hold ema	Equation takes into account data		
Slack: <u>7.984</u> ns (rec	uirement (data path - cloc	uncertainty		
Source: <u>bincour</u> Destination: <u>binc</u>	:802/00/g (0	2(FF) d <u>q i 3</u> (FF) d	lk: ckgen_out rising at 0.000 lk: ckgen_out rising at 10.00	ions L	=
RequirementData Path Delay10.000ns2.015ns (Levels of Logic -		Path Delay wels of Logic = 2	2) Clock Path Skew: 2) 0.000ns	Clock Uncertainty 0.001ns	·
Clock Uncertainty	: 0.001ns ((TS	342 + TB42)^1/2	+ DJ) / 2 + PE		
Total System Jitter (TSJ) 0.000ns		0.000ns			
Total Input Jitter (TIJ):		0.001ns			
Discrete Jtter (DJ)		0.000ns			
Phase Error (PE):		0.000ns			
Maximum Data Pa Delay type <u>Toko</u> net (fanout=2)	ih bincount/Bl Delay(ns) 0.370 0.246	LOUID of 1 0 to bi Logical Resort bincount/BUD/L dout 0 CBUF	incount/BLQ/LQ)g i <u>3</u> urce JQ/g i 0		

PERIOD Constraint

Calculation takes into account inverted clock edges

Assume:

٠

- 50 percent duty cycle on CLK
- PERIOD constraint of 10 ns
- Because FF2 will be clocked on the falling edge of CLK, the path between the two flip-flops will be constrained to 50 percent of 10 ns = 5 ns



Offset Constraints

Constrains I/O Pads To/From Synchronous Elements relative to associated clock signal



Offset Constraints

Accounts for Clock Delay

- OFFSET IN = T_data_In - T_clk_In

- OFFSET OUT = T_data_Out + T_clk_Out



Offset Constraints

Timing Analyzer calculation accounts for most accurate timing information

PERIOD Constraint Options

- TIMESPEC name
- Specific constraint value
 - Active clock edge
 - Duty cycle
- Relative to other PERIOD TIMESPEC
 - Useful for designs with multiple clock signals
 - Can define both frequency and phase relationships
- Input jitter

See Clock Period	×
Initial active edge used for OFFSET value is set to HIGH K PERIOD	
* TIMESPEC name: TS_dk_pin * Clock net name: dk_pin Clock signal definition	
 Specify time Time: 37 Initial dock edge: Rising (HIGH) Falling (LOW) Rising duty cycle: 50 	Units: ns 💌
 Relative to other period TIMESPEC Reference TIMESPEC: Factor Operand: Multiply by Divide by Value: 1 Phase shift Phase: Phase Minue 	
Value: 0.0 Input jitter:	Units: ps 💌 te Help

Entering OFFSET Constraints

- Global OFFSET IN and OFFSET OUT constraints can be made from Inputs or Outputs
- Right-click here and select Create
 Constraint to make an OFFSET constraint

Port

Value *

5 ns

Valid

8 ns

Pad Group

1

Cons	traint Files			Edit Setup Time (DFFSET IN)	
Constraint Files Uart_led.ucf Show constraints from specified file only Show constraints from all files Constraint Type Timing Constraints Clock Domains Clock Domains Dutputs Lxceptions Operating Conditions Constraints Constrai				Edit Setup Time (OFFSET IN) Clock pad net and period * Input dock pad net: dk_pin Input clock period information: Clock Name : dk_pin Period : 37 ns Duty Cycle : 50% Input pad timegroup/net Input pad net:		
i.	Group Constrai	ints		165		
÷	Group Constrai Miscellaneous	ints		Constraint informati * External setup tin 5	on ne (offset in):	Create Unit:
÷ · · · · · · · · · · · · · · · · · · ·	Group Constrai Miscellaneous	ints		Constraint informati * External setup tin 5 Data valid duration	on ne (offset in): :	Create Unit: ns Unit:
	Group Constrai Miscellaneous	ints		Constraint informati * External setup tin 5 Data valid duration 8	on ne (offset in): :	Unit: Ins unit: Unit: Ins unit:
	Group Constrai Miscellaneous	ints		Constraint informati * External setup tin 5 Data valid duration 8 Input register times	on ne (offset in): : group:	Create Unit: Ins v Unit: Ins v Create
te Tim	Group Constraints	i for Inputs (OFFSET I	 N)	Constraint informati * External setup tin 5 Data valid duration 8 Input register times Clock edge © Rising edges	on ne (offset in): ; group: only () Falling edges only ()	Create Unit: Ins U Unit: Ins V Create All edges
e Tim	Group Constrain Miscellaneous ning Constraints	s for Inputs (OFFSET I		Constraint informati * External setup tin 5 Data valid duration 8 Input register times Clock edge © Rising edges	on ne (offset in): : group: only	Create Unit: Ins v Unit: Ins v Create All edges Help

Access the Constraints Editor

Enter constraints in the Constraints Editor GUI

- Expand User Constraints in the Processes for Source window
- Double-click Create Timing
 Constraints

Desid	መ ወደ	X				
F	Sources for: Implementation	×				
AL.	Hierarchy	^				
R iel	🧃 tine const					
	🖻 - 💭					
日本	😑 🔼 🚮 loopback - Sehavioral (loopback, yhd)	_				
	- 🔀 my kupanS - kupanS - low level definition (kupanS, v., -					
.	- 🚺 my_program - program - low_level_definition (C:)>up					
-	💦 Inst_my_dom - my_dom (my_dom.xaw)					
22	👜 🔀 transmit - dart itz - mauro ilevel definition fuart tx.v					
æ	👜 🚺 neceive - uart_no - macro_level_definition (uart_no.ro	v				
20	Processies: loopback - Behavioral	-				
e4	🗵 Design Summary/Reports	Ξ				
10.00	🐚 🦅 Design Utilities					
51	🔍 🥸 Elser Constraints					
	🗌 🖉 Create Tining Constraints					
	🛐 – Į/O Pin Planning (PlanAhead) - Pre-Synthesis					
	🛅 🛛 I/O Pin Planning (PlanAhead) - Post-Synthesis					
	🔯 Eleogrado AcceltO(Legic (PlanAbced)	¥				

```
NET "clk" TNM_NET = clk;
TIMESPEC TS_clk = PERIOD "clk" 20 ns HIGH 50%;
OFFSET = IN 7 ns VALID 20 ns BEFORE "clk" RISING;
OFFSET = OUT 7.5 ns AFTER "clk";
```


TIMESPEC TS_clk1_to_clk2 = FROM clk1 TO clk2 8 ns; Constrain from time group **clkA** to time group **clkB** to be 8 ns.

Pad to Pad Constraints

Covers Purely Combinatorial Paths that start and end at I/O pads

TIMESPEC TS_Pad2Pad = FROM PADS TO PADS 14.4 ns;

Latches

- Level-sensitive storage
 - Data transmitted while enable is '1'
 - transparent latch
 - Data stored while enable is '0'

