

# FPGAs 2


Some of the Slides picked from Xilinx  
Educational Resources

# Pin Assignment

- The process of assigning design ports to FPGA IO pins, requires:
- Configuring direction (input/output/inout)
- Defining signaling standard for each of the pins


# Pin Assignment

## Pin Assignment Related Windows





# I/O Layout Guidelines

- I/O for control signals on the top or the bottom
  - Signals are routed vertically
- I/O for data buses on the left or the right
  - FPGA architecture favors horizontal data flow



# Data Bus Layout

- Arithmetic functions with more than five bits use carry logic
- Carry chains require specific vertical orientation



# Reading Reports

- After you have implemented your design, how can you tell whether the implementation was successful?
- First and foremost, how do you define a successful design?
- Answer: A successful design:
  - Fits into the device
  - Achieves performance goals

# Device Utilization Summary

Get quick access to used and available resources through the FPGA Design Summary

The screenshot shows the Xilinx ISE Design Suite interface. On the left, there's a tree view of 'Design Overview' with 'Summary' selected. Below it are sections for 'Design Properties' (checkboxes for 'Enable Enhanced Design Summary', 'Display Incremental Messages', 'Enable Message Filtering') and 'Optional Design Summary Contents' (checkboxes for 'Show Clock Report', 'Show Failing Constraints', 'Show Warnings'). The main window displays 'time\_const Project Status (02/10/2009 - 14:43:39)'. It includes fields for 'Project File: time\_const.xise', 'Module Name: loopback', 'Target Device: xc3s500e-fg320-1', 'Product Version: ISE 11.1 - Full', 'Design Goal:', and 'Design Strategy:'. A large box highlights the 'Design Utilization Summary' section. Below it is a table titled 'Device Utilization Summary' with the following data:

Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	141	9,312	1%
Number of 4 input LUTs	281	9,312	3%
Number of occupied Slices	162	4,656	3%
Number of Slices containing only related logic	162	162	100%
Number of Slices containing unrelated logic	0	162	0%
<b>Total Number of 4 input LUTs</b>	<b>291</b>	<b>9,312</b>	<b>3%</b>
Number used as logic	177		
Number used as a route-thru	10		
Number used for Dual Port RAMs	16		
Number used for 12x1 RAMs	52		
Number used as Shift registers	36		
Number of bonded IOBs	21	232	9%



# Device Utilization Summary

Get quick access to used and available resources from the Map report

The screenshot shows the Xilinx ISE software interface. On the left, a tree view displays various reports under 'Design Overview' and 'Detailed Reports'. The 'Map Report' item is highlighted with a red box. The main pane shows the 'Release 11.1 Map L.3D (nm) Xilinx Mapping Report File for Design 'loopback'' with detailed utilization statistics.

**Design Information**

```
Command line : map -ise time_const.ise -intstyle ise -p xc3s500c-fg320-4 -cm area -ir off -pr off -c 100 -o loopback_map.ngd loopback.ngd loopback.pdf
Target Device : xc3s500c
Target Package : fg320
Target Speed : -4
Mapper Version : spartan3e -- Revision: 1.51
Mapped Date : Tue Feb 10 14:42:47 2009
```

**Design Summary**

Number of errors: 0  
Number of warnings: 0

**Logic Utilization:**

Category	Value	Unit	Percentage
Number of Slice Flip Flops	141	out of 9,312	1%
Number of 4 input LUTs	281	out of 9,312	3%

**Logic Distribution:**

Category	Value	Unit	Percentage
Number of occupied Slices	162	out of 4,656	3%
Number of Slices containing only related logic	162	out of 162	100% (DDK)
Number of Slices containing unrelated logic	0	out of 162	0%

See notes below for an explanation of the effects of unrelated logic.

**Notes:**


- Number of 4 input LUTs: 291 out of 9,312 3%
- Never used as logic: 177
- Never used as a route-thru: 10
- Number used for Dual Port RAMs: 16  
(Two LUTs used per Dual Port RAM)
- Number used for 32x1 RAMs: 50  
(Two LUTs used per 32x1 RAM)
- Number used as Shift registers: 36

**Access the Map report through the Detailed Reports**

Section 6: IOB Properties  
Section 7: RPMS  
Section 8: Guide Report  
Section 9: Area Group and Partition ...  
Section 10: Module Design Summary  
Section 11: Timing Report

# Post-Map Static Timing Report

Evaluate logic delays to see if you should proceed to place & route



# Analyze Logic Timing

Look at critical paths to determine if timing is reasonable

Report Navigation

- Timing report description
- + Select critical paths
- + T5\_Inst my\_dcm\_CLRPCK\_BUF=PERIOD\_T5I  
- 10.127 From my\_program/ram\_1024\_x\_16\_A
- + Component switching limits
- + T5\_Inst my\_dcm\_CLRPCK\_BUF=PERIOD\_T5I  
- 10.127 From my\_program/ram\_1024\_x\_16\_A
- + Component switching limits
- + OFFSET = TN 7 ms AND 20 ns BEFORE COM
- + OFFSET = OUT 7.5 ns AFTER COMP 'OK' R
- + Derived Constraint Report
- + Constraint compliance
- + Data sheet report
- + Trace settings

Rank	Source	Destination	Path Delay	Requirement	Logic levels
1	10.127 my_program/ram_1024_x_16_A	transmit/buf/count_width_loop[3].register_bit	0.054	10.161	

Maximum Data Path: my\_program/ram\_1024\_x\_16\_A to transmit/buf/count\_width\_loop[3].register\_bit

Location	Delay type	Delay(ns)
SAMPLE.D_OA4	Trace	0.012
SLICEH.F1	net (fanout=10)	0.100
SLICEH.X	Trace	0.769
SLICEI.F3	net (fanout=1)	0.100
SLICEI.X	Trace	0.704
SLICEI.C0	net (fanout=50)	0.100
SLICEI.Y	Trace	0.704
SLICEI.F2	net (fanout=6)	0.100
SLICEI.X	Trace	0.704
SLICEI.D0	net (fanout=6)	0.100
SLICEI.COUNT	Trace	0.769
SLICEI.CIN	net (fanout=1)	0.100
SLICEI.CUX	Trace	1.002

Source and destination registers of path illustrated


Detailed listing of logic and estimated routing delays

Total delay

8.054ns (7.41ns logic, 0.64ns routing)  
(52.4k logic, 7.41 routing)

# Post-Place & Route Static Timing Report

Determine if the constraints were met



# Timing Summary

Provides statistics on average routing delays and performance versus constraints

Access Place & Route report through Detailed Reports

Constraint	Period Requirement	Actual Period	
	Direct	Derivative	
TS_clk	10.000ns	N/A	2.025ns
TS_Inst_clockgen_CLK0_BUF	10.000ns	2.025ns	N/A

All constraints were met.  
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no requested value.

Period Requirement for global clock is 10 ns

Actual Period of 2.025 ns

# Timing Constraints


What effects do timing constraints have on your project?

- The implementation tools do not attempt to find the Place & Route that will obtain the best speed
  - Instead, the implementation tools try to meet your performance expectations
- Performance expectations are communicated with timing constraints
  - Timing constraints improve the design performance by placing logic closer together so that shorter routing resources can be used
  - Note: The Constraints Editor refers to the Xilinx Constraints Editor


# Design Without and With Constraints

Logic Placement Can Be Very Different

Without global timing constraints



With global timing constraints




Logic is placed randomly

Logic is placed to result in a faster design

# Create a Timing Constraint

Create groups of path end points and specify a timing requirement between groups


**Step 1:** Create groups of path end points



**Step 2:** Specify a timing requirement between the groups

# Period Constraints


Cover Paths Between Synchronous Elements



# PERIOD Constraint

Use the Most Accurate Timing Information


- ✓ Clock skew between the source and destination flip-flops
- ✓ Synchronous elements clocked on the negative edge
- ✓ Unequal clock duty cycles
- ✓ Clock input jitter



# PERIOD Constraint

Calculation takes into account inverted clock edges


- Assume:
  - 50 percent duty cycle on CLK
  - PERIOD constraint of 10 ns
  - Because FF2 will be clocked on the falling edge of CLK, the path between the two flip-flops will be constrained to 50 percent of 10 ns = 5 ns



# Period Constraint

Clock uncertainty is automatically accounted for in global constraint calculations

Clock jitter is a form of clock uncertainty



x462\_44\_061903

# Period Constraint

Timing Analyzer calculation accounts for most accurate timing information

Timing constraint: **TSInst\_clockgen\_CLK0\_BUF\_0 = PERIOD TIMEGRP 'Inst\_clockgen\_CLK0\_BUF\_0" TS clk HIGH 50% INPUT\_JITTER 0.001ns;**

10 paths analyzed, 4 endpoints analyzed, 0 failing endpoints  
0 timing errors detected. (0 setup errors, 0 hold errors)  
Minimum period is 2.016ns.

Slack: **7.984ns (requirement - (data path + clock path skew + uncertainty))**

Source: <a href="#">bincount/BU2/U0/q_i_0</a> (FF)	clk: <a href="#">clkgen_out rising at 0.000ns</a>
Destination: <a href="#">bincount/BU2/U0/q_i_3</a> (FF)	clk: <a href="#">clkgen_out rising at 10.000ns</a>

Equation takes into account data path delay, clock skew and clock uncertainty

<b>Requirement</b> 10.000ns	<b>Data Path Delay</b> 2.016ns (Levels of Logic = 2)	<b>Clock Path Skew:</b> 0.000ns	<b>Clock Uncertainty</b> 0.001ns
--------------------------------	---	------------------------------------	-------------------------------------


Clock Uncertainty: $0.001\text{ns} \left( (TSJ^2 + TU^2)^{1/2} + DJ \right) / 2 + PE$	
Total System Jitter (TSJ):	0.000ns
Total Input Jitter (TU):	0.001ns
Discrete Jitter (DJ):	0.000ns
Phase Error (PE):	0.000ns

Minimum Data Path: [bincount/BU2/U0/q\\_i\\_0](#) to [bincount/BU2/U0/q\\_i\\_3](#)

<b>Delay type</b>	<b>Delay(ns)</b>	<b>Logical Resource</b>
Tck0	0.370	<a href="#">bincount/BU2/U0/q_i_0</a>
net (fanout=2)	0.246	<a href="#">dout_0_CBUF</a>

# Offset Constraints


Constrains I/O Pads To/From Synchronous Elements relative to associated clock signal



# Offset Constraints

Accounts for Clock Delay

- OFFSET IN =  $T_{\text{data\_In}} - T_{\text{clk\_In}}$
- OFFSET OUT =  $T_{\text{data\_Out}} + T_{\text{clk\_Out}}$



# Offset Constraints

Timing Analyzer calculation accounts for most accurate timing information

Timing constraint: [OFFSET = IN 5 ns BEFORE COMP "clk"](#):

30 paths analyzed, 8 endpoints analyzed, 0 failing endpoints  
0 timing errors detected. (0 setup errors, 0 hold errors)  
Minimum allowable offset is 3.693ns.

Slack: [1.307 ns \(requirement - \(data path + clock path + clock arrival + uncertainty\)\)](#)

Source: load (PAD)	Destination: bincount/BU2U0/q_i_3 (FF)	clk: digen_out rising at 0.000ns
Requirement 5.000ns	Data Path Delay 2.877ns (Levels of Logic = 2)	Clock Path Del -0.815ns (Level
Clock Uncertainty: 0.001ns $((TSJ^2 + TIJ^2)^{1/2} + DJ) / 2 + PE$		
Total System Jitter (TSJ):	0.000ns	
Total Input Jitter (TIJ):	0.001ns	
Discrete Jitter (DJ):	0.000ns	
Phase Error (PE):	0.000ns	


Equation takes into account clock path, clock arrival, and clock uncertainty

Maximum Data Path: Iceload to bincount/BU2U0/q\_i\_3

Delay type	Delay(ns)	Logical Resource
Top	0.736	<a href="#">load</a> <a href="#">load_IBUF</a>
net (fanout=5)	1.147	<a href="#">load_IBUF</a>

# Pad to Pad Constraints


Covers Purely Combinatorial Paths that start and end at I/O pads



# Access the Constraints Editor

Enter constraints in the Constraints Editor GUI

- Expand **User Constraints** in the Processes for Source window
- Double-click **Create Timing Constraints**



# FPGA Design Techniques

## Simple Coding Steps Yield 3x Performance

- Use pipeline stages—more bandwidth
- Use synchronous reset—better system control
- Use Finite State Machine optimizations
- Use inferable resources
  - Multiplexer
  - Shift Register LUT (SRL)
  - Block RAM, LUT RAM
  - Cascade DSP
- Avoid high-level constructs (loops, for example) in code
  - Many synthesis tools produce slow implementations

# FPGA Design Techniques

## Synthesis Guidelines

- Use timing constraints
  - Define tight but realistic individual clock constraints
  - Put unrelated clocks into different clock groups
- Use proper options and attributes
  - Turn off resource sharing
  - Move flip-flops from IOBs closer to logic
  - Turn on FSM optimization
  - Use the *retiming* option

# FPGA Design Techniques

## Basic Performance Tips

- Avoid high-level loop constructs
  - Synthesis tools may not produce optimal results
- Avoid nested if-then-else statements
  - Most tools implement these in parallel; however, multiple nested if-then-else statements can result in priority encoded logic
- Use case statements for large decoding
  - Rather than if-then-else
- Order and group arithmetic and logical functions and operators
  - $A \leq B + C + D + E$ ; should be:  $A \leq (B + C) + (D + E)$
- Avoid inadvertent latch inference
  - Cover all possible outputs in every possible branch
    - Easily done by making default assignments before if-then-else and case

# FPGA Design Techniques

## Instantiation versus Inference

- Xilinx recommends inferring FPGA resources whenever possible
  - Inference makes your code more portable
- In some cases, the synthesis tool is unable to infer or fails to infer resources
  - You can instantiate resources when you must dictate exactly which resource is needed
- Can be inferred by all synthesis tools:
  - Shift register LUT (SRL16/ SRLC16)
  - F5, F6, F7, and F8 multiplexers
  - Carry logic
  - MULT\_AND
  - MULT18x18/MULT18x18S
  - Global clock buffers (BUFG)
  - SelectIO™ (single-ended) standard
  - I/O registers (single data rate)
  - Input DDR registers
- Can be inferred by some synthesis tools:
  - Memories (ROM/RAM)
  - Global clock buffers (BUFGE, BUFGMUX, BUFGDLL)
- Cannot be inferred by any synthesis tools:
  - SelectIO (differential) standard
  - Output DDR registers
  - DCM
  - Gigabit transceivers

# FPGA Design Techniques

## Synthesis Options

- There are many synthesis options that can help you obtain your performance and area objectives:
  - Timing-Driven Synthesis
  - FSM Extraction
  - Retiming
  - Register Duplication
  - Hierarchy Management
  - Resource Sharing
  - Physical Optimization
- XST Constraints are entered in a .xcf file

# Synthesis Options

## Timing-Driven Synthesis

- Supported in various synthesis tools: Synplify, Precision, and XST
- Timing-driven synthesis uses performance objectives to drive the optimization of the design
  - Based on your performance objectives, the tools will try several algorithms to attempt to meet performance while keeping the amount of resources in mind
  - Performance objectives are provided to the synthesis tool via timing constraints

# Synthesis Options

## FSM Extraction

- Finite State Machine (FSM) extraction optimizes your state machine by re-encoding and optimizing your design based on the number of states and inputs
  - By default, the tools will use FSM extraction
- Safe state machines
  - By default, the synthesis tools will remove all decoding for illegal states
    - Even if you include VHDL “when others” or Verilog “default” cases
  - The “safe” FSM implementation option must be turned on

# Synthesis Options


## Retiming

- Synplify, Precision, and XST software
- Retiming: The synthesis tool automatically tries to move register stages to balance combinatorial delay on each side of the registers

Before Retiming



After Retiming



# Synthesis Options

## Register Duplication

- Synplify, Precision, and XST software
- Register duplication is used to reduce fanout on registers (to improve delays)
- Xilinx recommends manual register duplication
  - Most synthesis vendors create signals <signal\_name>\_rep0, \_rep1, etc.
    - Implementation tools pack these signals into the same slice
    - This can prohibit a register from being moved closer to its destination
  - When manually duplicating registers, do *not* use a number at the end
    - Example: <signal\_name>\_0dup, <signal\_name>\_1dup

# Synthesis Options

## Hierarchy Management

- The basic settings are:
  - Flatten the design: Allows total combinatorial optimization across all boundaries
  - Maintain hierarchy: Preserves hierarchy without allowing optimization of combinatorial logic across boundaries

## Hierarchy Preservation Benefits

- Easily locate problems in the code based on the hierarchical instance names contained within static timing analysis reports
- Enables floorplanning and incremental design flow
- The primary advantage of flattening is to optimize combinatorial logic across hierarchical boundaries
  - If the outputs of leaf-level blocks are registered, there is no need to flatten

## Inferring Logic and Flip-Flop Resources

# Shift Register LUT (SRL16)

## Synplify, Precision, and XST

- To infer the Shift Register LUT (SRL), the code must have the following primary characteristics:
  - No set or reset signal
  - Serial-in, serial-out
- SRLs can be initialized on power-up via an INIT attribute in the Xilinx User Constraints File (UCF)

### VHDL:

```
process(clk)
begin
    if rising_edge(clk) then
        if ce = '1' then
            sr <= din & sr(0 to 14);
        end if;
    end if;
end process;
dout <= sr(15);
```

### Verilog:

```
always @ (posedge clk)
begin
    if (ce)
        sr = {din, sr[0:14]};
    end
    assign dout = sr[15];
```



# Inferring Logic and Flip-Flop Resources

## Flip-Flop Example

### VHDL:

```
process(clk, reset, set)
begin
    if (reset = '1') then q <= '0';
    elsif (set = '1') then q <= '1';
    elsif rising_edge(clk) then
        if (sync_set = '1') then
            q <= '1';
        elsif (sync_reset = '1') then
            q <= '0';
        elsif (ce = '1') then
            q <= d;
        end if;
    end if;
end process;
```

### Verilog:

```
always @ (posedge clk or posedge
          reset or posedge set)
    if (reset)
        q <= 0;
    else if (set)
        q <= 1;
    else if (sync_set)
        q <= 1;
    else if (sync_reset)
        q <= 0;
    else if (ce)
        q <= d;
end
```

# Inferring Logic and Flip-Flop Resources

## Carry Logic Synplify, Precision, and XST

- Synthesis maps directly to the dedicated carry logic
- Access carry logic through adders, subtractors, counters, comparators (>15 bits), and other arithmetic operations
  - Adders and subtractors ( $SUM \leq A + B$ )
  - Comparators (if  $A < B$  then)
  - Counters ( $COUNT \leq COUNT + 1$ )
- Note: Carry logic will not be inferred if arithmetic components are built with gates
  - For example: XOR gates for addition and AND gates for carry logic will not infer carry logic

## Carry Logic Examples

### VHDL:

```
count <= count + 1 when
    (addsub = '1') else count - 1;

if (a >= b) then
    a_greater_b <= '1';

product <= constant * multiplicand;
```

### Verilog:

```
assign count = addsub ? count + 1:
    count - 1;

if (a >= b)
    a_greater_b = 1;

assign product = constant *
    multiplicand;
```



# Block SelectRAM

## Synplify, Precision, and XST

- Synplicity: Set the attribute `syn_ramstyle` to “block\_ram”
- Other requirements:
  - Place the attribute on the output signal that is driven by the inferred RAM
  - Requires synchronous write
  - Requires registered read address
  - Dual-port RAM is inferred if read or write address index is different
- XST: Based on the size and characteristics of the code, XST can automatically select the best style
  - Available settings: Auto, Block, and Distributed

## Inferring Memory

# Block RAM Inference Notes

### Synplify, Precision, and XST

- Synthesis tools cannot infer:
  - Dual-port block RAMs with configurable aspect ratios
    - Ports with different widths
  - Block RAMs with enable or reset functionality
    - Always enabled
    - Output register cannot be reset
    - **Exception:** Synplify Pro software 7.6 can infer reset
  - Dual-port block RAMs with read and write capability on both ports
    - Block RAMs with read capability on one port and write on the other port can be inferred
  - Dual-port functionality with different clocks on each port
- These limitations on inferring block RAMs can be overcome by creating the RAM with the CORE Generator™ system or instantiating primitives

# Inferring Memory

## Block RAM Example

### VHDL:

```
signal mem: mem_array;
attribute syn_ramstyle of mem: signal is
"block_ram";
...
process (clk)
begin
    if rising_edge(clk) then
        addr_reg <= addr;
        if (we = '1') then
            mem(addr) <= din;
        end if;
    end if;
end process;
dout <= mem(addr);
```

### Verilog:

```
reg [31:0] mem[511:0] /*synthesis
syn_ramstyle = "block_ram"/;

always @ ( posedge clk)
begin
    addr_reg <= addr;
    if (we)
        mem[addr] <= din;
end

assign dout = mem[addr_reg];
```

# Inferring Memory ROM Synplify, Precision, and XST

- Synplicity: Infer ROM primitives with an attribute
  - Set *syn\_romstyle* to *select\_rom*
  - Otherwise, Synplify infers a LUT primitive with equations
    - Same implementation, except it is not a ROM primitive
- XST automatically maps to ROM primitives

## Inferring Memory

# Distributed ROM Example

### VHDL:

```
type rom_type is array(7 downto 0) of  
std_logic_vector(1 downto 0);  
constant rom_table: rom_type := ("10",  
"00", "11", "01", "11", "10", "01", "00");  
attribute syn_romstyle: string;  
attribute syn_romstyle of rom_table:  
signal is "select_rom";  
...  
rom_dout <= rom_table(addr);
```

### Verilog:

```
reg [1:0] rom_dout /*synthesis  
syn_romstyle = "select_rom"/;  
  
always @ ( addr)  
case (addr)  
 3'b000: rom_dout <= 2'b00;  
 3'b001: rom_dout <= 2'b01;  
 3'b010: rom_dout <= 2'b10;  
 3'b011: rom_dout <= 2'b11;  
 3'b100: rom_dout <= 2'b01;  
 3'b101: rom_dout <= 2'b11;  
 3'b110: rom_dout <= 2'b00;  
 3'b111: rom_dout <= 2'b10;  
endcase
```



# SelectIO Standard

## Synplify, Precision, and XST

- Instantiate in HDL code (required for differential I/O)
  - For a complete list of buffers, see the following elements in the *Libraries Guide*:
    - IBUF\_selectIO, IBUFDS
    - IBUFG\_selectIO, IBUFGDS
    - IOBUF\_selectIO
    - OBUF\_selectIO, OBUFT\_selectIO, OBUFDS, OBUFTDS
- Synplicity: Use attribute in HDL code
- Specify in the UCF or XST Constraints File (XCF)
- Use the Xilinx Constraints Editor
  - In the Ports tab, check the I/O Configuration Options box

# SelectIO Standard Example

VHDL:

```
ibuf_data_in_inst: IBUF
    generic map (IOSTANDARD =
        "HSTL_III")
    port map (I => data_in, O =>
        data_in_i);
```

Verilog:

```
/* For primitive instantiations in Verilog
you must use UPPERCASE for the
primitive name and port names */

IBUF#(
    .IOSTANDARD("HSTL_III")
) ibuf_data_in_inst
(.I(data_in), .O(data_in_i));
```



# Global Buffers

- BUFG
  - All synthesis tools will infer on input signals that drive the clock pin of any synchronous element
- BUFGDLL
  - Synplicity: Can be inferred through synthesis by setting attribute `xc_clockbufftype = BUFGDLL`
  - XST: Must instantiate