UART

Discussion III (Version 2.0)

UMBC - CE

September 2, 2015

Version 1.0 - Initial Document Version 2.0 - Fixed typos and some illogical assumptions !

Objectives

► Introduce UART (Universal Asynchronous Receiver Transmitter)

- ► Introduce UART (Universal Asynchronous Receiver Transmitter)
- Interface PC with AVR Butterfly via UART

Objectives

- ► Introduce UART (Universal Asynchronous Receiver Transmitter)
- Interface PC with AVR Butterfly via UART
- Implement UART communications using AVR Assembly



The simplest form of communication with a computer COM or serial port uses only 3 wires, GND, RX and TX (named with respect to the master)



- The simplest form of communication with a computer COM or serial port uses only 3 wires, GND, RX and TX (named with respect to the master)
- ► Slave Device (TX) → Master Device (RX)

Introduction		

- The simplest form of communication with a computer COM or serial port uses only 3 wires, GND, RX and TX (named with respect to the master)
- ► Slave Device (TX) → Master Device (RX)
- ► Master Device (TX) → Slave Device (RX)

- The simplest form of communication with a computer COM or serial port uses only 3 wires, GND, RX and TX (named with respect to the master)
- ► Slave Device (TX) → Master Device (RX)
- ► Master Device (TX) → Slave Device (RX)
- The data is transmitted without a clock and is instead transmitted at a rate predetermined or pre-negotiated rate known on both sides

Int	roduc	tion	

- The simplest form of communication with a computer COM or serial port uses only 3 wires, GND, RX and TX (named with respect to the master)
- ► Slave Device (TX) → Master Device (RX)
- ► Master Device (TX) → Slave Device (RX)
- The data is transmitted without a clock and is instead transmitted at a rate predetermined or pre-negotiated rate known on both sides
- The baud rate defines the length of each bit as $\frac{1}{baudrate}$

The UART Frame

► The data to be sent is **framed** by a start bit and a stop bit

START	DATA DATA 0 1	DATA DATA 0 1	DATA 2 3	DATA DATA 4 5	DATA 6	DATA 7	STOP
-------	------------------	------------------	-------------	------------------	-----------	-----------	------

The UART Frame

► The data to be sent is **framed** by a start bit and a stop bit

START	DATA DATA 0 1	DATA DATA 2 3	A DATA DA	TA DATA 5 6	DATA 7	STOP
-------	------------------	------------------	-----------	----------------	-----------	------

The start bit is typically a high signal to start the data frame, and the stop bit is typically a low signal, often 1, 1.5 or 2 times as long as the other bits

The UART Frame

► The data to be sent is **framed** by a start bit and a stop bit

START	DATA DAT 0 1	TA DATA 2	DATA 3	DATA 4	DATA 5	DATA 6	DATA 7	STOP
-------	-----------------	--------------	-----------	-----------	-----------	-----------	-----------	------

- ► The start bit is typically a high signal to start the data frame, and the stop bit is typically a low signal, often 1, 1.5 or 2 times as long as the other bits
- Optionally, a parity bit may be transmitted after the data

Transmitting data

 Typically, a FIFO buffer of 1 or more bytes is used for transmission and reception

Transmitting data

- Typically, a FIFO buffer of 1 or more bytes is used for transmission and reception
- The status of the buffers is probed internally by empty and possibly full status bits

Transmitting data

- Typically, a FIFO buffer of 1 or more bytes is used for transmission and reception
- The status of the buffers is probed internally by empty and possibly full status bits
- ► If the read buffer is only 1 byte, NOT EMPTY is the same as DATA READY

Transmitting data

- Typically, a FIFO buffer of 1 or more bytes is used for transmission and reception
- The status of the buffers is probed internally by empty and possibly full status bits
- ► If the read buffer is only 1 byte, NOT EMPTY is the same as DATA READY
- If the write buffer is only 1 byte, NOT EMPTY is the same as NOT READY/FULL

Handling Overflow

What happens if the Master sends data to the slave receive buffer faster than it can be unloaded ?

Handling Overflow

- What happens if the Master sends data to the slave receive buffer faster than it can be unloaded ?
- To prevent overflow, additional hardware lines can be used to communicate status and perform handshaking

Handling Overflow

- What happens if the Master sends data to the slave receive buffer faster than it can be unloaded ?
- To prevent overflow, additional hardware lines can be used to communicate status and perform handshaking
- A software handshaking can also be implemented

Handling Overflow

- What happens if the Master sends data to the slave receive buffer faster than it can be unloaded ?
- To prevent overflow, additional hardware lines can be used to communicate status and perform handshaking
- ► A software handshaking can also be implemented
- The stop/start bits, parity, hardware/software hand shaking, and baud rate must be configured on both ends

AVR Butterfly UART Registers

The following set of registers are used to communicate over UART

- The following set of registers are used to communicate over UART
 - UCSRA

AVR Butterfly UART Registers

- The following set of registers are used to communicate over UART
 - UCSRA

UCSRB

AVR Butterfly UART Registers

- The following set of registers are used to communicate over UART
 - UCSRA
 - UCSRB

UCSRC

- The following set of registers are used to communicate over UART
 - UCSRA
 - UCSRB

- UCSRC
- UBRRH & UBRRL

- The following set of registers are used to communicate over UART
 - UCSRA
 - Flags for various errors that might occur during data transmission, e.g. parity error, frame error etc.
 - UCSRB

- UCSRC
- UBRRH & UBRRL

- The following set of registers are used to communicate over UART
 - UCSRA
 - Flags for various errors that might occur during data transmission, e.g. parity error, frame error etc.
 - UCSRB
 - Contains lot of enable bits. eg. different interrupt enable bits and the receiving and transmitting enable bits
 - UCSRC
 - UBRRH & UBRRL

- The following set of registers are used to communicate over UART
 - UCSRA
 - Flags for various errors that might occur during data transmission, e.g. parity error, frame error etc.
 - UCSRB
 - Contains lot of enable bits. eg. different interrupt enable bits and the receiving and transmitting enable bits
 - UCSRC
 - Set the parity mode, stop bits etc.
 - UBRRH & UBRRL

- The following set of registers are used to communicate over UART
 - UCSRA
 - Flags for various errors that might occur during data transmission, e.g. parity error, frame error etc.
 - UCSRB
 - Contains lot of enable bits. eg. different interrupt enable bits and the receiving and transmitting enable bits
 - UCSRC
 - Set the parity mode, stop bits etc.
 - UBRRH & UBRRL
 - The higher byte (UBRRH) and lower byte (UBRRL) is stored for generating the required baud rate

- The following set of registers are used to communicate over UART
 - UCSRA
 - Flags for various errors that might occur during data transmission, e.g. parity error, frame error etc.
 - UCSRB
 - Contains lot of enable bits. eg. different interrupt enable bits and the receiving and transmitting enable bits
 - UCSRC
 - Set the parity mode, stop bits etc.
 - UBRRH & UBRRL
 - The higher byte (UBRRH) and lower byte (UBRRL) is stored for generating the required baud rate
- For Our AVR, the required registers have slightly different names and are in the EXTENDED I/O, meaning, we must access them as memory and not as registers

AVR Butterfly Interfacing

RS232 Communications Port



Objectives

Interfacing

RealTerm Settings

RealTerm: Serial Capture Program 2.0.0.70			
ilt_WorldHIt_World			E
Display Port Capture Pins Send Echo Port I2C I2C Raud 4800 Port A Port A Port I2C I2C Raud 4800 Port 4 Port I2C I2C Parity Chone C 8bits C 1bit C 2bits C Ddd C Even C 7bits C Mark C Space C 5bits C DTR/DSR C R5485tts	2 I2CMisc Misc py Change Flog Control we Xon Char. 17 mit Xoff Char. 19 Winsock is: C Teinet	<u>\n</u>] <u>Cler</u>	vf Freeze ? Status → Disconnect → RXD (2) → TXD (3) → CTS (8) → DCD (1) → DSR (6) → BREAK → Error
	Char Count:36	CPS:0 Port: 4	4800 8N2 None

Interfacing Code

Download interfacing code from your instructor's website (uart.asm)