

# **CMSC 611: Advanced Computer Architecture**

## **Instruction Set Architecture & Pipelining**

# Instruction Representation

- All data in computer systems is represented in binary
- Instructions are no exception
- The program that translates the human-readable code to numeric form is called an *Assembler*
- Hence *machine-language* or *assembly-language*

Example:

Assembly: `ADD $t0, $s1, $s2`

Note: by default MIPS \$t0..\$t7 map to reg. 8..15, \$s0..\$s7 map to reg. 16-23

M/C language (hex by field): `0x0 0x11 0x12 0x8 0x020`

M/C language (binary): 

0000	0010	0011	0010	0100	0000	0010	0000
------	------	------	------	------	------	------	------

M/C language (hex): `0x02324020`

# Encoding an Instruction Set

- Affects the size of the compiled program
- Also complexity of the CPU implementation
- Operation in one field called opcode
- Addressing mode in opcode or separate field
- Must balance:
  - Desire to support as many registers and addressing modes as possible
  - Effect of operand specification on the size of the instruction (and program)
  - Desire to simplify instruction fetching and decoding during execution
- Fixed size instruction encoding simplifies CPU design but limits addressing choices

# Encoding Examples

Operation and no. of operands	Address specifier 1	Address field 1	...	Address specifier	Address field
-------------------------------	---------------------	-----------------	-----	-------------------	---------------

(a) Variable (e.g., VAX, Intel 80x86)

Operation	Address field 1	Address field 2	Address field 3
-----------	-----------------	-----------------	-----------------

(b) Fixed (e.g., Alpha, ARM, MIPS, PowerPC, SPARC, SuperH)

Operation	Address specifier	Address field
-----------	-------------------	---------------

Operation	Address specifier 1	Address specifier 2	Address field
-----------	---------------------	---------------------	---------------

Operation	Address specifier	Address field 1	Address field 2
-----------	-------------------	-----------------	-----------------

(c) Hybrid (e.g., IBM 360/70, MIPS16, Thumb, TI TMS320C54x)

# MIPS Instruction Formats

## I-type instruction



Encodes: Loads and stores of bytes, half words, words, double words. All immediates (rt ← rs op immediate)


Conditional branch instructions (rs is register, rd unused)  
 Jump register, jump and link register  
 (rd = 0, rs = destination, immediate = 0)

## R-type instruction



Register-register ALU operations: rd ← rs funct rt  
 Function encodes the data path operation: Add, Sub, ...  
 Read/write special registers and moves

## J-type instruction



Jump and jump and link  
 Trap and return from exception

## opcodes

	000	001	010	011	100	101	110	111
000	R-type		j	jal	beq	bne	blez	bgtz
001	addi	addiu	slti	sltiu	andi	ori	xori	
010								
011	llo	lhi	trap					
100	lb	lh		lw	lbu	lhu		
101	sb	sh		sw				
110								
111								

## funct codes

	000	001	010	011	100	101	110	111
000	sll		srl	sra	slv		srlv	srav
001	jr	jalr						
010	mfhi	mthi	mflo	mtlo				
011	mult	multu	div	divu				
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

# GPU Shading ISA

- Data
  - IEEE-like floating point
  - 4-element vectors
    - Most instructions perform operation on all four
- Addressing
  - No addresses
  - ATTRIB, PARAM, TEMP, OUTPUT
  - Limited arrays
  - Element selection (read & write)
    - C.xyw, C.rgba

# GPU Shading ISA

- Instructions:

Instruction	Operation	Instruction	Operation
ABS r,s	$r = \text{abs}(s)$	MIN r,s1,s2	$r = \text{min}(s1,s2)$
ADD r,s1,s2	$r = s1+s2$	MOV r,s1	$r = s1$
CMP r,c,s1,s2	$r = c < 0 ? s1 : s2$	MUL r,s1,s2	$r = s1*s2$
COS r,s	$r = \text{cos}(s)$	POW r,s1,s2	$r \approx s1^{s2}$
DP3 r,s1,s2	$r = s1.xyz \cdot s2.xyz$	RCP r,s1	$r = 1/s1$
DP4 r,s1,s2	$r = s1 \cdot s2$	RSQ r,s1	$r = 1/\text{sqrt}(s1)$
DPH r,s1,s2	$r = s1.xyz1 \cdot s2$	SCS r,s1	$r = (\text{cos}(s), \text{sin}(s), ?, ?)$
DST r,s1,s2	$r = (1, s1.y*s2.y, s1.z, s2.w)$	SGE r,s1,s2	$r = s1 \geq s2 ? 1 : 0$
EX2 r,s	$r \approx 2^s$	SIN r,s	$r = \text{sin}(s)$
FLR r,s	$r = \text{floor}(s)$	SLT r,s1,s2	$r = s1 < s2 ? 1 : 0$
FRC r,s	$r = s - \text{floor}(s)$	SUB r,s1,s2	$r = s1-s2$
KIL s	if (s<0) discard	SWZ r,s,cx,cy,cz,cw	$r = \text{swizzle}(s)$
LG2 r,s	$r \approx \log_2(s)$	TEX r,s,name,nD	$r = \text{texture}(s)$
LIT r,s	$r = \text{lighting computation}$	TXB r,s,name,nD	$r = \text{textureLOD}(s)$
LRP r,t,s1,s2	$r = t*s1 + (1-t)*s2$	TXP r,s,name,nD	$r = \text{texture}(s/s.w)$
MAD r,s1,s2,s3	$r = s1*s2 + s3$	XPD r,s1,s2	$r = s1 \times s2$
MAX r,s1,s2	$r = \text{max}(s1,s2)$		



# GPU Shading ISA

- Notable:
  - Many special-purpose instructions
  - No binary encoding, interface is text form
    - No ISA limits on future expansion
    - No ISA limits on registers
    - No ISA limits on immediate values
  - Originally no branching! (exists now)



# Sequential Laundry

6 PM      7      8      9      10      11      Midnight




- Washer takes 30 min, Dryer takes 40 min, folding takes 20 min
- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?

# Pipelined Laundry


6 PM      7      8      9      10      11      Midnight

Time



- Pipelining means start work as soon as possible
- Pipelined laundry takes 3.5 hours for 4 loads


# Pipelining Lessons



- Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- Pipeline rate limited by **slowest** pipeline stage
- **Multiple** tasks operating simultaneously using different resources
- Potential speedup = **Number pipe stages**
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduce speedup
- Stall for Dependencies

# MIPS Instruction Set

- RISC characterized by the following features that simplify implementation:
  - All ALU operations apply only on registers
  - Memory is affected only by load and store
  - Instructions follow very few formats and typically are of the same size



6 bits      5 bits      5 bits      5 bits      5 bits      6 bits




6 bits      5 bits      5 bits      16 bits



6 bits      26 bits

# Single-cycle Execution



# Multi-Cycle Implementation of MIPS

## ① Instruction fetch cycle (IF)

$IR \leftarrow \text{Mem}[PC]; \quad NPC \leftarrow PC + 4$

## ② Instruction decode/register fetch cycle (ID)

$A \leftarrow \text{Regs}[IR_{6..10}]; \quad B \leftarrow \text{Regs}[IR_{11..15}]; \quad \text{Imm} \leftarrow ((IR_{16})^{16} \# \# IR_{16..31})$

## ③ Execution/effective address cycle (EX)

Memory ref:  $\text{ALUOutput} \leftarrow A + \text{Imm};$

Reg-Reg ALU:  $\text{ALUOutput} \leftarrow A \text{ func } B;$

Reg-Imm ALU:  $\text{ALUOutput} \leftarrow A \text{ op } \text{Imm};$

Branch:  $\text{ALUOutput} \leftarrow NPC + \text{Imm}; \quad \text{Cond} \leftarrow (A \text{ op } 0)$

## ④ Memory access/branch completion cycle (MEM)

Memory ref:  $\text{LMD} \leftarrow \text{Mem}[\text{ALUOutput}] \text{ or } \text{Mem}(\text{ALUOutput}) \leftarrow B;$

Branch:  $\text{if (cond) } PC \leftarrow \text{ALUOutput};$


## ⑤ Write-back cycle (WB)

Reg-Reg ALU:  $\text{Regs}[IR_{16..20}] \leftarrow \text{ALUOutput};$


Reg-Imm ALU:  $\text{Regs}[IR_{11..15}] \leftarrow \text{ALUOutput};$

Load:  $\text{Regs}[IR_{11..15}] \leftarrow \text{LMD};$

# Multi-cycle Execution



# Stages of Instruction Execution




- The load instruction is the longest
- All instructions follows at most the following five steps:
  - **ifetch:** Instruction Fetch
    - Fetch the instruction from the Instruction Memory and update PC
  - **Reg/Dec:** Registers Fetch and Instruction Decode
  - **Exec:** Calculate the memory address
  - **Mem:** Read the data from the Data Memory
  - **WB:** Write the data back to the register file



# Instruction Pipelining



- Start handling next instruction while the current instruction is in progress
- Feasible when different devices at different stages



$$\text{Time between instructions}_{\text{pipelined}} = \frac{\text{Time between instructions}_{\text{nonpipelined}}}{\text{Number of pipe stages}}$$


Pipelining improves performance by increasing instruction throughput

# Example of Instruction Pipelining




*Ideal and upper bound for speedup is number of stages in the pipeline*

# Single Cycle




- Cycle time long enough for longest instruction
- Shorter instructions waste time
- No overlap

# Multiple Cycle



- Cycle time long enough for longest stage
- Shorter stages waste time
- Shorter instructions can take fewer cycles
- No overlap

# Pipeline




- Cycle time long enough for longest stage
- Shorter stages waste time
- No additional benefit from shorter instructions
- Overlap instruction execution

# Pipeline Performance

- Pipeline increases the instruction throughput
  - not execution time of an individual instruction
- An individual instruction can be **slower**:
  - Additional pipeline control
  - Imbalance among pipeline stages
- Suppose we execute 100 instructions:
  - Single Cycle Machine
    - $45 \text{ ns/cycle} \times 1 \text{ CPI} \times 100 \text{ inst} = 4500 \text{ ns}$
  - Multi-cycle Machine
    - $10 \text{ ns/cycle} \times 4.2 \text{ CPI (due to inst mix)} \times 100 \text{ inst} = 4200 \text{ ns}$
  - Ideal 5 stages pipelined machine
    - $10 \text{ ns/cycle} \times (1 \text{ CPI} \times 100 \text{ inst} + 4 \text{ cycle drain}) = 1040 \text{ ns}$
- Lose performance due to fill and drain

# Pipeline Datapath

- Every stage must be completed in one clock cycle to avoid stalls
- Values must be latched to ensure correct execution of instructions
- The PC multiplexer has moved to the IF stage to prevent two instructions from updating the PC simultaneously (in case of branch instruction)



Data Stationary

# Pipeline Stage Interface


Stage	Any Instruction		
<b>IF</b>	IF/ID.IR $\leftarrow$ MEM[PC] ; IF/ID.NPC,PC $\leftarrow$ ( if ( ( EX/MEM.opcode == branch ) & EX/MEM.cond ) { EX/MEM.ALUOutput } else { PC + 4 } ) ;		
<b>ID</b>	ID/EX.A = Regs[IF/ID. IR <sub>6..10</sub> ]; ID/EX.B $\leftarrow$ Regs[IF/ID. IR <sub>11..15</sub> ]; ID/EX.NPC $\leftarrow$ IF/ID.NPC ; ID/EX.IR $\leftarrow$ IF/ID.IR; ID/EX.Imm $\leftarrow$ (IF/ID. IR <sub>16</sub> ) <sup>16</sup> ## IF/ID. IR <sub>16..31</sub> ;		
	<b>ALU</b>	<b>Load or Store</b>	<b>Branch</b>
<b>EX</b>	EX/MEM.IR = ID/EX.IR; EX/MEM. ALUOutput $\leftarrow$ ID/EX.A func ID/EX.B; Or EX/MEM.ALUOutput $\leftarrow$ ID/EX.A op ID/EX.Imm; EX/MEM.cond $\leftarrow$ 0;	EX/MEM.IR $\leftarrow$ ID/EX.IR; EX/MEM.ALUOutput $\leftarrow$ ID/EX.A + ID/EX.Imm;   EX/MEM.cond $\leftarrow$ 0; EX/MEM.B $\leftarrow$ ID/EX.B;	EX/MEM.ALUOutput $\leftarrow$ ID/EX.NPC + ID/EX.Imm;   EX/MEM.cond $\leftarrow$ (ID/EX.A op 0);
<b>MEM</b>	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.ALUOutput $\leftarrow$ EX/MEM.ALUOutput;	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.LMD $\leftarrow$ Mem[EX/MEM.ALUOutput] ; Or Mem[EX/MEM.ALUOutput] $\leftarrow$ EX/MEM.B ;	
<b>WB</b>	Regs[MEM/WB. IR <sub>16..20</sub> ] $\leftarrow$ EM/WB.ALUOutput; Or Regs[MEM/WB. IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.ALUOutput ;	For load only: Regs[MEM/WB. IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.LMD;	



# Pipeline Hazards


- Cases that affect instruction execution semantics and thus need to be detected and corrected
- Hazards types
  - **Structural hazard**: attempt to use a resource two different ways at same time
    - Single memory for instruction and data
  - **Data hazard**: attempt to use item before it is ready
    - Instruction depends on result of prior instruction still in the pipeline
  - **Control hazard**: attempt to make a decision before condition is evaluated
    - branch instructions
- Hazards can always be resolved by waiting

# Visualizing Pipelining



# Example: One Memory Port/ Structural Hazard

Time (clock cycles)



# Resolving Structural Hazards

## 1. Wait


- Must detect the hazard
  - Easier with uniform ISA
- Must have mechanism to stall
  - Easier with uniform pipeline organization

## 2. Throw more hardware at the problem

- Use instruction & data cache rather than direct access to memory

# Detecting and Resolving Structural Hazard

Time (clock cycles)



# Stalls & Pipeline Performance

$$\begin{aligned}\text{Pipelining Speedup} &= \frac{\text{Average instruction time unpipelined}}{\text{Average instruction time pipelined}} \\ &= \frac{\text{CPI unpipelined}}{\text{CPI pipelined}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}\end{aligned}$$

Ideal CPI pipelined = 1

CPI pipelined = Ideal CPI + Pipeline stall cycles per instruction  
= 1 + Pipeline stall cycles per instruction

$$\text{Speedup} = \frac{\text{CPI unpipelined}}{1 + \text{Pipeline stall cycles per instruction}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}$$

Assuming all pipeline stages are balanced

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$$