CMSC 611: Advanced Computer Architecture

Instruction Set Architecture & Pipelining

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / © 2003 Elsevier Science

Instruction Representation

- All data in computer systems is represented in binary
- Instructions are no exception
- The program that translates the human-readable code to numeric form is called an *Assembler*
- Hence machine-language or assembly-language

Example:

Assembly: ADD <u>\$t0</u>, <u>\$s1</u>, <u>\$s2</u>

Note: by default MIPS \$t0..\$t7 map to reg. 8..15, \$s0..\$s7 map to reg. 16-23

M/C language (hex by field): 0x0 0x11 0x12 0x8 0x020

M/C language (hex): 0x02324020

Encoding an Instruction Set

- Affects the size of the compiled program
- Also complexity of the CPU implementation
- Operation in one field called opcode
- Addressing mode in opcode or separate field
- Must balance:
 - Desire to support as many registers and addressing modes as possible
 - Effect of operand specification on the size of the instruction (and program)
 - Desire to simplify instruction fetching and decoding during execution
- Fixed size instruction encoding simplifies CPU design but limits addressing choices

Encoding Examples

Operation and no. of operands	Address specifier 1	Address field 1	•••	Address specifier		Address field	
(a) Variable (e.g., VAX, Intel 80x86)							
Operation	Addroop	Address	Addro	22			
Operation	field 1	field 2	field 3	3			
(b) Fixed (e.g., Al	pha, ARM, MIPS,	PowerPC, SPARC	, Supe	 rH)			
Operation	Address	Address					
L	opeenier	lioid					
Operation	Address	Address	Addre	200			
Operation	specifier 1	specifier 2	field	,55			
L	1 ^	- -					
Operation	Address	Address	Addre	ess			
	specifier	field 1	field 2	2			

(c) Hybrid (e.g., IBM 360/70, MIPS16, Thumb, TI TMS320C54x)

MIPS Instruction Formats

I-type instruction

6	5	5	16
Opcode	rs	rt	Immediate

Encodes: Loads and stores of bytes, half words, words, double words. All immediates (rt - rs op immediate)

Conditional branch instructions (rs is register, rd unused) Jump register, jump and link register

(rd = 0, rs = destination, immediate = 0)

R-type instruction



Register-register ALU operations: rd - rs funct rt Function encodes the data path operation: Add, Sub, ... Read/write special registers and moves

J-type instruction



Trap and return from exception

opcodes

	000	001	010	011	100	101	110	111
000	R-type		j	jal	beq	bne	blez	bgtz
001	addi	addiu	slti	sltiu	andi	ori	xori	
010								
011	llo	lhi	trap					
100	lb	lh		lw	lbu	lhu		
101	sb	sh		SW				
110								
111								

funct codes

	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010	mfhi	mthi	mflo	mtlo				
011	mult	multu	div	divu				
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

GPU Shading ISA

Data

- IEEE-like floating point
- 4-element vectors
 - Most instructions perform operation on all four
- Addressing
 - No addresses
 - ATTRIB, PARAM, TEMP, OUTPUT
 - Limited arrays
 - Element selection (read & write)
 - C.xyw, C.rgba

GPU Shading ISA

• Instructions:

Instruction	Operation	Instruction	Operation
ABS r,s	r = abs(s)	MIN r,s1,s2	r = min(s1,s2)
ADD r,s1,s2	r = s1+s2	MOV r,s1	r = s1
CMP r,c,s1,s2	r = c<0 ? s1 : s2	MUL r,s1,s2	r = s1*s2
COS r,s	r = cos(s)	POW r,s1,s2	r ≈ s1 ^{s2}
DP3 r,s1,s2	$r = s1.xyz \bullet s2.xyz$	RCP r,s1	r = 1/s1
DP4 r,s1,s2	r = s1 • s2	RSQ r,s1	r = 1/sqrt(s1)
DPH r,s1,s2	r = s1.xyz1 • s2	SCS r,s1	r = (cos(s), sin(s), ?, ?)
DST r,s1,s2	r = (1,s1.y*s2.y,s1.z,s2.w)	SGE r,s1,s2	r = s1≥s2 ? 1 : 0
EX2 r,s	$r \approx 2^{s}$	SIN r,s	r = sin(s)
FLR r,s	r = floor(s)	SLT r,s1,s2	r = s1 <s2 0<="" 1="" :="" ?="" td=""></s2>
FRC r,s	r = s - floor(s)	SUB r,s1,s2	r = s1-s2
KIL s	if (s<0) discard	SWZ r,s,cx,cy,cz,cw	r = swizzle(s)
LG2 r,s	$r \approx \log_2(s)$	TEX r,s,name,nD	r = texture(s)
LIT r,s	r = lighting computation	TXB r,s,name,nD	r = textureLOD(s)
LRP r,t,s1,s2	$r = t^*s1 + (1-t)^*s2$	TXP r,s,name,nD	r = texture(s/s.w)
MAD r,s1,s2,s3	r = s1*s2 + s3	XPD r,s1,s2	$r = s1 \times s2$
MAX r,s1,s2	r = max(s1,s2)		

GPU Shading ISA

• Notable:

- Many special-purpose instructions
- No binary encoding, interface is text form
 - No ISA limits on future expansion
 - No ISA limits on registers
 - No ISA limits on immediate values
- Originally no branching! (exists now)



- Washer takes 30 min, Dryer takes 40 min, folding takes 20 min
- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?



- Pipelining means start work as soon as possible
- Pipelined laundry takes 3.5 hours for 4 loads

Pipelining Lessons



- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages
- Unbalanced lengths of pipe stages
 reduces speedup
- Time to "fill" pipeline and time to "drain" it reduce speedup
- Stall for Dependencies

MIPS Instruction Set

- RISC characterized by the following features that simplify implementation:
 - All ALU operations apply only on registers
 - Memory is affected only by load and store
 - Instructions follow very few formats and typically are of the same size

31	26	21	16	11	6	0	
	ор	rs	rt	rd	shamt	funct	
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	
31	26	21	16			0	
	ор	rs	rt		immediate		
	6 bits	5 bits	5 bits		16 bits		
31	26					0	
	ор	target address					
	6 bits			26 bits			

Single-cycle Execution



MIPS

1 Instruction fetch cycle (IF)

IR \leftarrow Mem[PC]; NPC \leftarrow PC + 4

- **2** Instruction decode/register fetch cycle (ID)
 - $A \leftarrow \text{Regs}[\text{IR}_{6..10}]; \qquad B \leftarrow \text{Regs}[\text{IR}_{11..15}]; \qquad \text{Imm} \leftarrow ((\text{IR}_{16})^{16} \# \# \text{IR}_{16..31})$
- **S** Execution/effective address cycle (EX)
 - Memory ref:ALUOutput \leftarrow A + Imm;Reg-Reg ALU:ALUOutput \leftarrow A func B;Reg-Imm ALU:ALUOutput \leftarrow A op Imm;Branch:ALUOutput \leftarrow NPC + Imm;Cond \leftarrow (A op 0)
- Memory access/branch completion cycle (MEM)
 - Memory ref:LMD \leftarrow Mem[ALUOutput]orMem(ALUOutput] \leftarrow B;Branch:if (cond) PC \leftarrow ALUOutput;
- **O** Write-back cycle (WB)

<u>Reg-Reg ALU</u> :	Regs[IR ₁₆₂₀] ← ALUOutput;
<u>Reg-Imm ALU</u> :	Regs[IR ₁₁₁₅] ← ALUOutput;
<u>_oad</u> :	$Regs[IR_{1115}] \leftarrow LMD;$

Multi-cycle Execution



Stages of Instruction Execution



- The load instruction is the longest
- All instructions follows at most the following five steps:
 - Ifetch: Instruction Fetch
 - Fetch the instruction from the Instruction Memory and update PC
 - Reg/Dec: Registers Fetch and Instruction Decode
 - Exec: Calculate the memory address
 - Mem: Read the data from the Data Memory
 - WB: Write the data back to the register file

Instruction Pipelining

- Start handling next instruction while the current instruction is in progress
- Feasible when different devices at different stages



Example of Instruction Pipelining



Ideal and upper bound for speedup is number of stages in the pipeline

Single Cycle



- Cycle time long enough for longest instruction
- Shorter instructions waste time
- No overlap

Multiple Cycle



- Cycle time long enough for longest stage
- Shorter stages waste time
- Shorter instructions can take fewer cycles
- No overlap

Pipeline



- Cycle time long enough for longest stage
- Shorter stages waste time
- No additional benefit from shorter instructions
- Overlap instruction execution

Pipeline Performance

- Pipeline increases the instruction throughput
 - not execution time of an individual instruction
- An individual instruction can be **slower**:
 - Additional pipeline control
 - Imbalance among pipeline stages
- Suppose we execute 100 instructions:
 - Single Cycle Machine
 - 45 ns/cycle x 1 CPI x 100 inst = 4500 ns
 - Multi-cycle Machine
 - 10 ns/cycle x 4.2 CPI (due to inst mix) x 100 inst = 4200 ns
 - Ideal 5 stages pipelined machine
 - 10 ns/cycle x (1 CPI x 100 inst + 4 cycle drain) = 1040 ns
- Lose performance due to fill and drain

Pipeline Datapath

- Every stage must be completed in one clock cycle to avoid stalls
- Values must be latched to ensure correct execution of instructions
- The PC multiplexer has moved to the IF stage to prevent two instructions from updating the PC simultaneously (in case of branch instruction)



Pipeline Stage Interface

Stage		Any Instruction				
IF	IF/ID.IR ←MEM[PC] ; IF/ID.NPC,PC ← (if ((EX/MEM.opcode == branch) & EX/MEM.cond) {EX/MEM.ALUOutput } else { PC + 4 }) ;					
ID	ID/EX.A = Regs[IF/ID. IR $_{6.10}$]; I ID/EX.NPC ←IF/ID.NPC ; ID/EX.Imm ← (IF/ID. IR $_{16}$) ¹⁶ #	D/EX.B ←Regs[IF/ID. IR ₁₁₁₅]; X.IR ←IF/ID.IR; # IF/ID. IR ₁₆₃₁ ;				
	ALU	Load or Store	Branch			
EX	EX/MEM.IR = ID/EX.IR; EX/MEM. ALUOutput ← ID/EX.A func ID/EX.B; Or EX/MEM.ALUOutput ← ID/EX.A op ID/EX.Imm; EX/MEM.cond ← 0;	EX/MEM.IR ← ID/EX.IR; EX/MEM.ALUOutput ← ID/EX.A + ID/EX.Imm; EX/MEM.cond ← 0;	EX/MEM.ALUOutput ← ID/EX.NPC + ID/EX.Imm; EX/MEM.cond ← (ID/EX A op 0);			
MEM	MEM/WB.IR ←EX/MEM.IR; MEM/WB.ALUOutput ← EX/MEM.ALUOutput;	MEM/WB.IR ← EX/MEM.IR; MEM/WB.LMD ← Mem[EX/MEM.ALUOutput] ; Or Mem[EX/MEM.ALUOutput] ← EX/MEM.B ;				
WB	Regs[MEM/WB. IR ₁₆₂₀] ← EM/WB.ALUOutput; Or Regs[MEM/WB. IR ₁₁₁₅] ← MEM/WB.ALUOutput ;	For load only: Regs[MEM/WB. IR 1115] ← MEM/WB.LMD;				

Pipeline Hazards

- Cases that affect instruction execution semantics and thus need to be detected and corrected
- Hazards types
 - Structural hazard: attempt to use a resource two different ways at same time
 - Single memory for instruction and data
 - Data hazard: attempt to use item before it is ready
 - Instruction depends on result of prior instruction still in the pipeline
 - Control hazard: attempt to make a decision before condition is evaluated
 - branch instructions
- Hazards can always be resolved by waiting

Visualizing Pipelining

Time (clock cycles)

/

n

S

t

r.

0

r

d

е

r



Slide: David Culler

Example: One Memory Port/ Structural Hazard

Time (clock cycles)



Slide: David Culler

Resolving Structural Hazards

- 1. Wait
 - Must detect the hazard
 - Easier with uniform ISA
 - Must have mechanism to stall
 - Easier with uniform pipeline organization
- 2. Throw more hardware at the problem
 - Use instruction & data cache rather than direct access to memory

Detecting and Resolving Structural Hazard





Stalls & Pipeline Performance

 $\begin{aligned} \text{Pipelining Speedup} &= \frac{\text{Average instruction time unpipelined}}{\text{Average instruction time pipelined}} \\ &= \frac{\text{CPI unpipelined}}{\text{CPI pipelined}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}} \end{aligned}$

```
Ideal CPI pipelined = 1
```

CPI pipelined = Ideal CPI+ Pipeline stall cycles per instruction

= 1 + Pipeline stall cycles per instruction

Speedup = $\frac{\text{CPI unpipelined}}{1 + \text{Pipeline stall cycles per instruction}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}$

Assuming all pipeline stages are balanced

Speedup = $\frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$