
CMSC 611: Advanced Computer Architecture

Shared Memory


Interconnection Networks



- Massively processor networks (MPP)
 - Thousands of nodes
 - Short distance (<~25m)
 - Traffic among nodes


- Local area network (LAN)
 - Hundreds of computers
 - A few kilometers
 - Many-to-one (clients-server)
- Wide area network (WAN)
 - Thousands of computers
 - Thousands of kilometers

ABCs of Networks



- Rules for communication are called the "protocol", message header and data called a "packet"
 - What if more than 2 computers want to communicate?
 - Need computer "address field" (destination) in packet
 - What if packet is garbled in transit?
 - Add "error detection field" in packet (e.g., CRC)
 - What if packet is lost?
 - Time-out, retransmit; ACK & NACK
 - What if multiple processes/machine?
 - Queue per process to provide protection

Performance Metrics




Total latency = Sender Overhead + Time of flight + $\frac{\text{Message size}}{\text{Bandwidth}}$ + Receiver overhead

- Bandwidth: maximum rate of propagating information
- Time of flight: time for 1st bit to reach destination
- Overhead: software & hardware time for encoding/decoding, interrupt handling, etc.

Network Interface Issues


- Where to connect network to computer?
 - Cache consistency to avoid flushes
 - memory bus
 - Low latency and high bandwidth
 - memory bus
 - Standard interface card?
 - I/O bus
 - Typically, MPP uses memory bus; while LAN, WAN connect through I/O bus



Ideal: high bandwidth, low latency, standard interface

Centralized Shared Memory MIMD

- Processors share a single centralized memory through a bus interconnect
 - Memory contention: Feasible for small # processors
 - Caches serve to:
 - Increase bandwidth versus bus/memory
 - Reduce latency of access
 - Valuable for both private data and shared data
 - Access to shared data is optimized by replication
 - Decreases latency
 - Increases memory bandwidth
 - Reduces contention
 - Reduces cache coherence problems



Cache Coherency

A cache coherence problem arises when the cache reflects a view of memory which is different from reality

Time	Event	Cache Contents for CPU A	Cache Contents for CPU B	Memory Contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1
3	CPU A stores 0 into X	0	1	0

- A memory system is coherent if:
 - P reads X, P writes X, no other processor writes X, P reads X
 - Always returns value written by P
 - P reads X, Q writes X, P reads X
 - Returns value written by Q (provided sufficient W/R separation)
 - P writes X, Q writes X
 - Seen in the same order by all processors

Potential HW Coherency Solutions

- Snooping Solution (Snoopy Bus)
 - Send all requests for data to all processors
 - Processors snoop to see if they have a copy and respond accordingly
 - Requires broadcast, since caching information is at processors
 - Works well with bus (natural broadcast medium)
 - Dominates for small scale machines (most of the market)

Potential HW Coherency Solutions

- Directory-Based Schemes
 - Keep track of what is being shared in one centralized place
 - Distributed memory ⇒ distributed directory for scalability (avoids bottlenecks)
 - Send point-to-point requests to processors via network
 - Scales better than Snooping
 - Actually existed before Snooping-based schemes

Basic Snooping Protocols

Write Invalidate Protocol:

- Write to shared data: an invalidate is sent to all caches which snoop and invalidate any copies
- Cache invalidation will force a cache miss when accessing the modified shared item
- For multiple writers only one will win the race ensuring serialization of the write operations
- Read Miss:
 - Write-through: memory is always up-to-date
 - Write-back: snoop in caches to find most recent copy

Processor activity	Bus activity	Contents of CPU A's cache	Contents of CPU B's cache	Contents of memory location X
				0
CPU A reads X	Cache miss for X	0		0
CPU B reads X	Cache miss for X	0	0	0
CPU A writes a 1 to X	Invalidation for X	1		0
CPU B reads X	Cache miss for X	1	1	1

Basic Snooping Protocols

- Write Broadcast (Update) Protocol (typically write through):
 - Write to shared data: broadcast on bus, processors snoop, and update any copies
 - To limit impact on bandwidth, track data sharing to avoid unnecessary broadcast of written data that is not shared
 - Read miss: memory is always up-to-date
 - Write serialization: bus serializes requests!

Processor activity	Bus activity	Contents of CPU A's cache	Contents of CPU B's cache	Contents of memory location X
				0
CPU A reads X	Cache miss for X	0		0
CPU B reads X	Cache miss for X	0	0	0
CPU A writes a 1 to X	Write broadcast of X	1	1	1
CPU B reads X		1	1	1

Invalidate vs. Update

- Write-invalidate has emerged as the winner for the vast majority of designs
- Qualitative Performance Differences :
 - Spatial locality
 - WI: 1 transaction/cache block;
 - WU: 1 broadcast/word
 - Latency
 - WU: lower write—read latency
 - WI: must reload new value to cache


Invalidate vs. Update

- Because the bus and memory bandwidth is usually in demand, write-invalidate protocols are very popular
- Write-update can causes problems for some memory consistency models, reducing the potential performance gain it could bring
- The high demand for bandwidth in writeupdate limits its scalability for large number of processors

An Example Snoopy Protocol

- Invalidation protocol, write-back cache
- Each block of memory is in one state:
 - Clean in all caches and up-to-date in memory (Shared)
 - OR Dirty in exactly one cache (Exclusive)
 - OR Not in any caches
- Each cache block is in one state (track these):
 - Shared: block can be read
 - OR Exclusive : cache has only copy, it is write-able, and dirty
 - OR Invalid: block contains no data
- Read misses: cause all caches to snoop bus
- Writes to clean line are treated as misses


Snoopy-Cache Controller




- Complications
 - Cannot update cache until bus is obtained
 - Two step process:
 - Arbitrate for bus
 - Place miss on bus and complete operation
 - Split transaction bus:
 - Bus transaction is not atomic
 - Multiple misses can interleave, allowing two caches to grab block in the Exclusive state
 - Must track and prevent multiple misses for one block

	P1			P2			Bus				Memo	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1												
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												


Assumes memory blocks A1 and A2 map to same cache block, initial cache state is invalid




	P1			P2			Bus				Memo	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1												
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												




	P1			P2			Bus				Memo	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				WrMs	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1												
P2: Write 20 to A1												
P2: Write 40 to A2												




	P1			P2			Bus				Memo	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				<u>WrBk</u>	P1	A1	10		<u>10</u>
				Shar.	A1	<u>10</u>	RdDa	P2	A1	10		10
P2: Write 20 to A1												10
P2: Write 40 to A2												10
												10



	P1			P2			Bus				Memo	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				<u>WrBk</u>	P1	A1	10		<u>10</u>
				Shar.	A1	<u>10</u>	RdDa	P2	A1	10		10
P2: Write 20 to A1	<u>lnv.</u>			Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1			10
P2: Write 40 to A2												10
												10




	P1			P2			Bus				Memo	ory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	Value
P1: Write 10 to A1	Excl.	<u>A1</u>	<u>10</u>				<u>WrMs</u>	P1	A1			
P1: Read A1	Excl.	A1	10									
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1			
	Shar.	A1	10				<u>WrBk</u>	P1	A1	10		<u>10</u>
				Shar.	A1	<u>10</u>	RdDa	P2	A1	10	<u>A1</u>	10
P2: Write 20 to A1	<u>lnv.</u>			Excl.	A1	20	<u>WrMs</u>	P2	A1			10
P2: Write 40 to A2							<u>WrMs</u>	P2	A2			10
				Excl.	<u>A2</u>	<u>40</u>	<u>WrBk</u>	P2	A1	20	<u>A1</u>	<u>20</u>



Distributed Directory Multiprocessors

- Directory per cache that tracks state of every block in every cache
 - Which caches have a block, dirty vs. clean, ...
 - Info per memory block vs. per cache block?
 - + In memory => simpler protocol (centralized/one location)
 - In memory => directory is f(memory size) vs. f(cache size)
- To prevent directory from being a bottleneck
 - distribute directory entries with memory
 - each tracks of which processor has their blocks



Directory Protocol

- Similar to Snoopy Protocol: Three states
 - Shared: Multiple processors have the block cached and the contents of the block in memory (as well as all caches) is up-to-date
 - Uncached No processor has a copy of the block (not valid in any cache)
 - Exclusive: Only one processor (owner) has the block cached and the contents of the block in memory is out-to-date (the block is dirty)
- In addition to cache state, must track which processors have data when in the shared state
 - usually bit vector, 1 if processor has copy

Directory Protocol

- Keep it simple(r):
 - Writes to non-exclusive data => write miss
 - Processor blocks until access completes
 - Assume messages received and acted upon in order sent
- Terms: typically 3 processors involved
 - Local node where a request originates
 - Home node where the memory location of an address resides
 - Remote node has a copy of a cache block, whether exclusive or shared
- No bus and do not want to broadcast:
 - interconnect no longer single arbitration point
 - all messages have explicit responses

Example Directory Protocol


- Message sent to directory causes two actions:
 - Update the directory
 - More messages to satisfy request
- We assume operations atomic, but they are not; reality is much harder; must avoid deadlock when run out of buffers in network

Directory Protocol Messages

Туре	SRC	DEST	MSG
Read miss	local cache	home directory	P,A
P has read miss at A	; request data and	d make P a read s	harer
Write miss	local cache	home directory	P,A
P has write miss at A;	request data and	make P exclusive	owner
<u>Invalidate</u>	home directory	remote cache	Α
Inv	alidate shared dat	a at A	
<u>Fetch</u>	home directory	remote cache	Α
Fetch block A ho	me; change A ren	note state to share	ed
Fetch/invalidate	home directory	remote cache	Α
Fetch block	A home; invalidat	e remote copy	
Data value reply	home directory	local cache	D
Return d	ata value from hor	me memory	
Data write back	remote cache	home directory	A,D
Wri	te back data value	e for A	

Cache Controller State Machine


- States identical to snoopy case
 - Transactions very similar.
 - Miss messages to home directory
 - Explicit invalidate & data fetch requests




CPU read hit

Directory Controller State Machine


- Same states and structure as the transition diagram for an individual cache
 - Actions:
 - update of directory state
 - send messages to satisfy requests
 - Tracks all copies of each memory block
 - Sharers set write back implementation can use a bit vector of a size of # processors for each block




	P1			P2			Bus				Direc	tory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1														
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														



	P1			P2			Bus				Direc			Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A 1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A 1	0				
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														




	P1			P2			Bus							Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A 1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A 1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														




	P1			P2			Bus				Directory			Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A 1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	<u>A1</u>		<i>RdMs</i>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A 1	10			<u>A1</u>	<u>10</u>
				Shar.	A1	<u>10</u>	<u>DaRp</u>	P2	A1	10	A 1	<u>Shar.</u>	(P1,P2)	10
P2: Write 20 to A1														
P2: Write 40 to A2														
					•									

Write Back



	P1			P2			Bus				Directory			Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1														
	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A 1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	<u>A1</u>		<i>RdMs</i>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A 1	10			<u>A1</u>	<u>10</u>
				Shar.	A1	<u>10</u>	<u>DaRp</u>	P2	A1	10	A1	<u>Shar.</u>	(P1,P2)	10
P2: Write 20 to A1				Excl.	A1	<u>20</u>	WrMs	P2	A1					10
	<u>Inv.</u>						<u>Inval.</u>	P1	A1		A1	<u>Excl.</u>	<u>{P2}</u>	10
P2: Write 40 to A2														



	P1			P2			Bus				Directory			Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A 1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A 1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	<u>A1</u>		<i>RdMs</i>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A 1	10			<u>A1</u>	<u>10</u>
				Shar.	A1	<u>10</u>	<u>DaRp</u>	P2	A1	10	A 1	<u>Shar.</u>	<i>(P1,P2)</i>	10
P2: Write 20 to A1				Excl.	A 1	<u>20</u>	<u>WrMs</u>	P2	A1					10
	<u>Inv.</u>						<u>Inval.</u>	P1	A1		A1	Excl.	<u>{P2}</u>	10
P2: Write 40 to A2							<u>WrMs</u>	P2	A2		<u>A2</u>	<u>Excl.</u>	<u>{P2}</u>	0
							<u>WrBk</u>	P2	A1	20	<u>A1</u>	<u>Unca.</u>	<u>{</u> }	<u>20</u>
				Excl.	<u>A2</u>	<u>40</u>	<u>DaRp</u>	P2	A2	0	A2	Excl.	{P2}	0

