


# **CMSC 611: Advanced Computer Architecture**

## Pipelining

# Sequential Laundry


6 PM      7      8      9      10      11      Midnight



- Washer takes 30 min, Dryer takes 40 min, folding takes 20 min
- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?


# Pipelined Laundry

6 PM      7      8      9      10      11      Midnight



- Pipelining means start work as soon as possible
- Pipelined laundry takes 3.5 hours for 4 loads


# Pipelining Lessons



- Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- Pipeline rate limited by **slowest** pipeline stage
- **Multiple** tasks operating simultaneously using different resources
- Potential speedup = **Number pipe stages**
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduce speedup
- Stall for Dependencies


# MIPS Instruction Set

- RISC characterized by the following features that simplify implementation:
  - All ALU operations apply only on registers
  - Memory is affected only by load and store
  - Instructions follow very few formats and typically are of the same size




# MIPS Instruction Formats

- R-type (register)
  - Most operations
    - add \$t1, \$s3, \$s4 # \$t1 = \$s3 + \$s4
  - rd, rs, rt all registers
  - op always 0, funct gives actual function




# MIPS Instruction Formats

- I-type (immediate)
  - ALU with one immediate operand
    - `addi $t1, $s2, 32` #  $\$t1 = \$s2 + 32$
  - Load, store within  $\pm 2^{15}$  of register
    - `lw $t0, 32($s2)` #  $\$s1 = \$s2[32]$  or  $*(32+s2)$
  - Load immediate values
    - `lui $t0, 255` #  $\$t0 = (255 \ll 16)$
    - `li $t0, 255`



# MIPS Instruction Formats


- I-type (immediate)
  - PC-relative conditional branch
  - $\pm 2^{15}$  from PC **after** instruction
    - beq \$s1, \$s2, L1 # goto L1 if (\$s1 = \$s2)
    - bne \$s1, \$s2, L1 # goto L1 if (\$s1  $\neq$  \$s2)






# MIPS Instruction Formats

- J-type (jump)
  - unconditional jump
    - j L1 # goto L1
  - Address is concatenated to top bits of PC
    - Fixed addressing within  $2^{26}$



# Single-cycle Execution



# Multi-Cycle Implementation of MIPS

## ① Instruction fetch cycle (IF)

$IR \leftarrow \text{Mem}[PC]; \quad NPC \leftarrow PC + 4$

## ② Instruction decode/register fetch cycle (ID)

$A \leftarrow \text{Regs}[IR_{6..10}]; \quad B \leftarrow \text{Regs}[IR_{11..15}]; \quad \text{Imm} \leftarrow ((IR_{16})^{16} \# \# IR_{16..31})$

## ③ Execution/effective address cycle (EX)

Memory ref:  $\text{ALUOutput} \leftarrow A + \text{Imm};$

Reg-Reg ALU:  $\text{ALUOutput} \leftarrow A \text{ func } B;$

Reg-Imm ALU:  $\text{ALUOutput} \leftarrow A \text{ op } \text{Imm};$

Branch:  $\text{ALUOutput} \leftarrow NPC + \text{Imm}; \quad \text{Cond} \leftarrow (A \text{ op } 0)$

## ④ Memory access/branch completion cycle (MEM)

Memory ref:  $\text{LMD} \leftarrow \text{Mem}[\text{ALUOutput}] \text{ or } \text{Mem}(\text{ALUOutput}) \leftarrow B;$

Branch:  $\text{if (cond) } PC \leftarrow \text{ALUOutput};$

## ⑤ Write-back cycle (WB)

Reg-Reg ALU:  $\text{Regs}[IR_{16..20}] \leftarrow \text{ALUOutput};$

Reg-Imm ALU:  $\text{Regs}[IR_{11..15}] \leftarrow \text{ALUOutput};$

Load:  $\text{Regs}[IR_{11..15}] \leftarrow \text{LMD};$

# Multi-cycle Execution





Figure: Dave Patterson


# Stages of Instruction Execution



- The load instruction is the longest
- All instructions follows at most the following five steps:
  - **Ifetch:** Instruction Fetch
    - Fetch the instruction from the Instruction Memory and update PC
  - **Reg/Dec:** Registers Fetch and Instruction Decode
  - **Exec:** Calculate the memory address
  - **Mem:** Read the data from the Data Memory
  - **WB:** Write the data back to the register file

# Instruction Pipelining



- Start handling next instruction while the current instruction is in progress
- Feasible when different devices at different stages



$$\text{Time between instructions}_{\text{pipelined}} = \frac{\text{Time between instructions}_{\text{nonpipelined}}}{\text{Number of pipe stages}}$$


Pipelining improves performance by increasing instruction throughput

# Example of Instruction Pipelining



*Ideal and upper bound for speedup is number of stages in the pipeline*


# Single Cycle



- Cycle time long enough for longest instruction
- Shorter instructions waste time
- No overlap




# Multiple Cycle



- Cycle time long enough for longest stage
- Shorter stages waste time
- Shorter instructions can take fewer cycles
- No overlap

# Pipeline




- Cycle time long enough for longest stage
- Shorter stages waste time
- No additional benefit from shorter instructions
- Overlap instruction execution

# Pipeline Performance

- Pipeline increases the instruction throughput
  - not execution time of an individual instruction
- An individual instruction can be **slower**:
  - Additional pipeline control
  - Imbalance among pipeline stages
- Suppose we execute 100 instructions:
  - Single Cycle Machine
    - $45 \text{ ns/cycle} \times 1 \text{ CPI} \times 100 \text{ inst} = 4500 \text{ ns}$
  - Multi-cycle Machine
    - $10 \text{ ns/cycle} \times 4.2 \text{ CPI (due to inst mix)} \times 100 \text{ inst} = 4200 \text{ ns}$
  - Ideal 5 stages pipelined machine
    - $10 \text{ ns/cycle} \times (1 \text{ CPI} \times 100 \text{ inst} + 4 \text{ cycle drain}) = 1040 \text{ ns}$
- Lose performance due to fill and drain

# Pipeline Datapath

- Every stage must be completed in one clock cycle to avoid stalls
- Values must be latched to ensure correct execution of instructions
- The PC multiplexer has moved to the IF stage to prevent two instructions from updating the PC simultaneously (in case of branch instruction)




# Pipeline Stage Interface

Stage	Any Instruction		
<b>IF</b>	IF/ID.IR $\leftarrow$ MEM[PC] ; IF/ID.NPC, PC $\leftarrow$ ( if ( (EX/MEM.opcode == branch) & EX/MEM.cond) {EX/MEM.ALUOutput } else { PC + 4 } ) ;		
<b>ID</b>	ID/EX.A = Regs[IF/ID. IR <sub>6..10</sub> ]; ID/EX.B $\leftarrow$ Regs[IF/ID. IR <sub>11..15</sub> ]; ID/EX.NPC $\leftarrow$ IF/ID.NPC ; ID/EX.IR $\leftarrow$ IF/ID.IR; ID/EX.Imm $\leftarrow$ (IF/ID. IR <sub>16</sub> ) <sup>16</sup> ## IF/ID. IR <sub>16..31</sub> ;		
	ALU	Load or Store	Branch
<b>EX</b>	EX/MEM.IR = ID/EX.IR; EX/MEM. ALUOutput $\leftarrow$ ID/EX.A func ID/EX.B; Or EX/MEM.ALUOutput $\leftarrow$ ID/EX.A op ID/EX.Imm; EX/MEM.cond $\leftarrow$ 0;	EX/MEM.IR $\leftarrow$ ID/EX.IR; EX/MEM.ALUOutput $\leftarrow$ ID/EX.A + ID/EX.Imm;  EX/MEM.cond $\leftarrow$ 0; EX/MEM.B $\leftarrow$ ID/EX.B;	EX/MEM.ALUOutput $\leftarrow$ ID/EX.NPC + ID/EX.Imm;  EX/MEM.cond $\leftarrow$ (ID/EX.A op 0);
<b>MEM</b>	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.ALUOutput $\leftarrow$ EX/MEM.ALUOutput;	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.LMD $\leftarrow$ Mem[EX/MEM.ALUOutput] ; Or Mem[EX/MEM.ALUOutput] $\leftarrow$ EX/MEM.B ;	
<b>WB</b>	Regs[MEM/WB. IR <sub>16..20</sub> ] $\leftarrow$ EM/WB.ALUOutput; Or Regs[MEM/WB. IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.ALUOutput ;	For load only: Regs[MEM/WB. IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.LMD;	


# Pipeline Hazards

- Cases that affect instruction execution semantics and thus need to be detected and corrected
- Hazards types
  - **Structural hazard**: attempt to use a resource two different ways at same time
    - Single memory for instruction and data
  - **Data hazard**: attempt to use item before it is ready
    - Instruction depends on result of prior instruction still in the pipeline
  - **Control hazard**: attempt to make a decision before condition is evaluated
    - branch instructions
- Hazards can always be resolved by waiting

# Visualizing Pipelining



# Example: One Memory Port/Structural Hazard





# Resolving Structural Hazards


## 1. Wait

- Must detect the hazard
  - Easier with uniform ISA
- Must have mechanism to stall
  - Easier with uniform pipeline organization

## 2. Throw more hardware at the problem

- Use instruction & data cache rather than direct access to memory

# Detecting and Resolving Structural Hazard



# Stalls & Pipeline Performance

$$\begin{aligned}\text{Pipelining Speedup} &= \frac{\text{Average instruction time unpipelined}}{\text{Average instruction time pipelined}} \\ &= \frac{\text{CPI unpipelined}}{\text{CPI pipelined}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}\end{aligned}$$

Ideal CPI pipelined = 1

CPI pipelined = Ideal CPI + Pipeline stall cycles per instruction  
= 1 + Pipeline stall cycles per instruction

$$\text{Speedup} = \frac{\text{CPI unpipelined}}{1 + \text{Pipeline stall cycles per instruction}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}$$

Assuming all pipeline stages are balanced

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$$