## **CMSC 611: Advanced Computer Architecture**

Cache

#### Introduction

- Why do designers need to know about Memory technology?
  - Processor performance is usually limited by memory bandwidth
  - As IC densities increase, lots of memory will fit on chip
- What are the different types of memory?
- How to maximize memory performance with least cost?





**Problem:** Memory can be a bottleneck for processor performance **Solution:** Rely on memory hierarchy of faster memory to bridge the gap

### **Memory Hierarchy**

• Temporal Locality (Locality in Time):

 $\Rightarrow$  Keep most recently accessed data items closer to the processor

• Spatial Locality (Locality in Space):

 $\Rightarrow$  Move blocks consists of contiguous words to the faster levels



# Memory Hierarchy Terminology

- Hit: data appears in some block in the faster level (example: Block X)
  - Hit Rate: the fraction of memory access found in the faster level
  - Hit Time: Time to access the faster level which consists of
    - Memory access time + Time to determine hit/miss
- Miss: data needs to be retrieve from a block in the slower level (Block Y)
  - Miss Rate = 1 (Hit Rate)
  - Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor
- Hit Time << Miss Penalty</li>



Slide: Dave Patterson

## Memory Hierarchy Design Issues

- Block identification
  - How is a block found if it is in the upper (faster) level?
    - Tag/Block
- Block placement
  - Where can a block be placed in the upper (faster) level?
    - Fully Associative, Set Associative, Direct Mapped
- Block replacement
  - Which block should be replaced on a miss?
    - Random, LRU
- Write strategy
  - What happens on a write?
    - Write Back or Write Through (with Write Buffer)

### **The Basics of Cache**

- Cache: level of hierarchy closest to processor
- Caches first appeared in research machines in early 1960s
- Virtually every general-purpose computer produced today includes cache

Requesting  $X_n$ generates a miss and the word  $X_n$  will be brought from main memory to cache





#### <u>Issues:</u>

- a. Before the reference to Xn
- How do we know that a data item is in cache?
- If so, How to find it?

b. After the reference to Xn



Cache block address = (Block address) modulo (Number of cache blocks)

#### **Accessing Cache**

- Cache Size depends on:
  - # cache blocks
  - # address bits
  - Word size
- Example:
  - For n-bit address, 4-byte word & 1024 cache blocks:
  - cache size =





### **Cache with Multi-Word/Block**



- Takes advantage of spatial locality to improve performance
- Cache block address = (Block address) modulo (Number of cache blocks)
- Block address = (byte address) / (bytes per block)

#### **Determining Block Size**

- Larger block size take advantage of spatial locality BUT:
  - Larger block size means larger miss penalty:
    - Takes longer time to fill up the block
  - If block size is too big relative to cache size, miss rate will go up
    - Too few cache blocks
- Average Access Time =

Hit Time \* (1 - Miss Rate) + Miss Penalty \* Miss Rate



#### **Block Placement**

Hardware Complexity

Cache utilization



• Set number = (Block number) modulo (Number of sets in the cache)

Increased flexibility of block placement reduces probability of cache misses

### **Fully Associative Cache**

- Forget about the Cache Index
- Compare the Cache Tags of all cache entries in parallel
- Example: Block Size = 32 Byte blocks, we need N 27-bit comparators
- By definition: Conflict Miss = 0 for a fully associative cache



#### **N-way Set Associative Cache**

- N entries for each Cache Index
- Example: Two-way set associative cache
  - Cache Index selects a "set" from the cache
  - The two tags in the set are compared in parallel
  - Data is selected based on the tag result



## Locating a Block in Associative Cache



#### **Handling Cache Misses**

- Misses for read access always bring blocks from main memory
- Write access requires careful maintenance of consistency between cache and main memory
- Two possible strategies for handling write access misses:
  - Write through: The information is written to both the block in the cache and to the block in the slower memory
    - Read misses cannot result in writes
    - No allocation of a cache block is needed
    - Always combined with write buffers so that don't wait for slow memory
  - Write back: The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced
    - Is block clean or dirty?
    - No writes to slow memory for repeated write accesses
    - Requires allocation of a cache block



- Processor writes data into the cache and the write buffer
- Memory controller writes contents of the buffer to memory
- Increased write frequency can cause saturation of write buffer
- If CPU cycle time too fast and/or too many store instructions in a row:
  - Store buffer will overflow no matter how big you make it
  - The CPU Cycle Time get closer to DRAM Write Cycle Time
- Write buffer saturation can be handled by installing a second level (L2) cache



## **Block Replacement Strategy**

- Straight forward for Direct Mapped since every block has only one location
- Set Associative or Fully Associative:
  - Random: pick any block
  - LRU (Least Recently Used)
    - requires tracking block reference
    - for two-way set associative cache, reference bit attached to every block
    - more complex hardware is needed for higher level of cache associativity

Associativity	2-way		4-way		8-way	
Size	LRU	Random	LRU	Random	LRU	Random
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%

 Empirical results indicates less significance of replacement strategy with increased cache sizes

#### **Measuring Cache Performance**

- To enhance cache performance, one can:
  - reduce the miss rate (e.g. diminishing blocks collision probability)
  - reduce the miss penalty (e.g. adding multi-level caching)
  - Enhance hit access time (e.g. simple and small cache)

CPU time = (CPU execution clock cycles + Memory-stall clock cycles) × Clock cycle time

Memory - stall clock cycles = Read - stall cycles + Write - stall cycles

Read - stall cycles =  $\frac{\text{Read}}{\text{Program}} \times \text{Read miss rate} \times \text{Read miss penalty}$ 

For write-through scheme:

Hard to control, assume enough buffer size

Write - stall cycles =  $\left(\frac{\text{Write}}{\text{Program}} \times \text{Write miss rate} \times \text{Write miss penalty}\right) + \text{Write buffer stalls}$ 

#### Example

Assume an instruction cache miss rate for gcc of 2% and a data cache miss rate of 4%. If a machine has a CPI of 2 without any memory stalls and the miss penalty is 40 cycles for all misses, determine how much faster a machine would run with a perfect cache that never missed. Assume 36% combined frequencies for load and store instructions

#### Answer:

- Assume number of instructions = I
- The number of memory miss cycles =  $I \times 2\% \times 40 = 0.8 \times I$
- Data miss cycles =  $I \times 36\% \times 4\% \times 40 = 0.56 \times I$
- Total number of memory-stall cycles = 0.8 I + 0.56 I = 1.36 I

The CPI with memory stalls = 2 + 1.36 = 3.36  $\frac{\text{CPU time with stalls}}{\text{CPU time with perfect cache}} = \frac{I \times CPI_{stall} \times \text{Clock cycle}}{I \times CPI_{perfect} \times \text{Clock cycle}} = \frac{CPI_{stall}}{CPI_{perfect}} = \frac{3.36}{2}$ 

What happen if CPU gets faster?

## **Multi-level Cache Performance**

Suppose we have a 500 MHz processor with a base CPI of 1.0 with no cache misses. Assume memory access time is 200 ns and average cache miss rate is 5%. Compare performance after adding a second level cache, with access time 20 ns, that reduces miss rate to main memory to 2%.

#### Answer:

The miss penalty to main memory = 200/cycle time

= 200 × 500/1000 = 100 clock cycles

Effective CPI = Base CPI + memory-stall cycles/instr. =  $1 + 5\% \times 100 = 6.0$ 

#### With two-level caches

The miss penalty for accessing  $2^{nd}$  cache =  $20 \times 500/1000 = 10$  clock cycles

Total CPI = Base CPI + main memory-stall cycles/instruction +

secondary cache stall cycles/instruction

 $= 1 + 2\% \times 100 + 5\% \times 10 = 3.5$