ATM switches
Switches may be pipelined, i.e., several cells from one input line may be collected before being sent to its output line.
Cells arrive on input line asynchronously so there is a master clock that marks the beginning of the cycle.
Any cell (53 bytes) that arrives before the clock ticks is eligible for switching. If not the cell is made to wait for the next cycle.