

**CMSC 313**

**COMPUTER ORGANIZATION**

**&**

**ASSEMBLY LANGUAGE**

**PROGRAMMING**

**LECTURE 25, SPRING 2013**


# **TOPICS TODAY**

- A 2-bit "CPU"

# **A 2-BIT "CPU"**

## **2-BIT CPU: VERSION 1**

- **2-bit ALU in sub-circuit**
- **Connect two 2-bit registers to 2-bit ALU**
- **Output of ALU stored in Register 1**



**A 2-bit  
Arithmetic Logic Unit  
(ALU)**

Instructions:

00 = ADD A

01 = A AND B

10 = A OR B

11 = NOT

cout

0


D1

0

D0

0


## 2-bit CPU, version 1



## **2-BIT CPU: VERSION 2**

- Use DEMUX to select destination register
- Use Logisim wire bundles


## 2-bit CPU, version 2



## **2-BIT CPU: VERSION 3**

**Use MUX to select input to each ALU "port".**


## 2-bit CPU, version 3



## **2-BIT CPU: VERSION 4**


- Simplify "data bus" using wire bundles
- Add immediate operand to data bus
- Use result MUX to select input to DEMUX for destination register. Input may be:
  - Register 0
  - Register 1
  - Immediate Operand
  - ALU output

## 2-bit CPU, version 4



## **2-BIT CPU: VERSION 5**

**Consolidate controls to a "control bus"**



**2-bit CPU, version 5**

ALU Instructions:

00 = ADD A

01 = A AND B

10 = A OR B

11 = NOT

ALU inst

ALU A

ALU B

imm

Res MUX

dest reg

# 2-BIT CPU: VERSION 6

Use 8-bit "instruction code"

i7	i6	i5	i4	i3	i2	i1	i0
0							

**i7:** 0 if ALU instruction, 1 otherwise

**i6 i5:** ALU instruction

**i4:** operand 1 register (Reg 0 or Reg 1)

**i3 i2 i1:** 0rx = operand 2 is Reg r  
1xy = immediate operand xy

**i0:** destination register

# 2-BIT CPU: VERSION 6

Use 8-bit "instruction code"

i7	i6	i5	i4	i3	i2	i1	i0
1	0	0	0				

**i7:** 0 if ALU instruction, 1 otherwise

**i6 i5 i4:** 000 = move, others not implemented

**i3 i2 i1:** 0rx = source operand is Reg r  
1xy = immediate operand xy

**i0:** destination register

# INSTRUCTION DECODER

## MUX for ALU port B

$$B1 = i3$$

$$\begin{aligned} B0 &= \overline{i3} i2 \overline{i1} + \overline{i3} i2 i1 \\ &= \overline{i3} i2 \end{aligned}$$

i3	i2	i1	B1	B0	
0	0	0	0	0	Reg 0
0	0	1	0	0	
0	1	0	0	1	Reg 1
0	1	1	0	1	
1	0	0	1	0	
1	0	1	1	0	Imm
1	1	0	1	0	
1	1	1	1	0	

# INSTRUCTION DECODER

## Result MUX control


$$M1 = \overline{i7} + i3$$

$$M0 = \overline{i7} + \overline{i3} i2$$

i7	i3	i2	i1	M1	M0
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	0

Legend:

- ALU: Rows 0-15
- Reg0: Rows 16-19
- Reg1: Rows 20-23
- Imm: Rows 24-27



Instr. Decode

ALU Instructions:

00 = ADD A

01 = A AND B

10 = A OR B

11 = NOT

ALU inst

ALU.A

ALU.B

imm

Res MUX

dest

ALU MUX


RES MUX

00=Reg0 01=Reg1 00=Reg0 01=Reg1

10=imm 11=xx 10=imm 11=ALU

00000000

## Instruction Decoder




## **2-BIT CPU: VERSION 7**

**Added Program ROM which can store up to 16 instructions.**

assembler.xlsx

	A	B	C	D	E	F	G	H	I	J	K
1	Instruction	op1	op2	result	i7	i6 i5	i4	i3 i2 i1	i0	DEC	HEX
2	MOV		1	R1	1	0	0	5	1	139	8B
3	MOV		2	RO	1	0	0	6	0	140	8C
4	ADD	RO	R1	R1	0	0	0	2	1	5	5
5	AND	RO	R1	R1	0	1	0	2	1	37	25
6	NOT	R1		RO	0	3	1	4	0	120	78
7	ADD	RO	RO	RO	0	0	0	0	0	0	0
8	ADD	RO	RO	RO	0	0	0	0	0	0	0
9	ADD	RO	RO	RO	0	0	0	0	0	0	0
10	ADD	RO	RO	RO	0	0	0	0	0	0	0
11	ADD	RO	RO	RO	0	0	0	0	0	0	0
12	ADD	RO	RO	RO	0	0	0	0	0	0	0
13	ADD	RO	RO	RO	0	0	0	0	0	0	0
14	ADD	RO	RO	RO	0	0	0	0	0	0	0
15	ADD	RO	RO	RO	0	0	0	0	0	0	0
16	ADD	RO	RO	RO	0	0	0	0	0	0	0
17	ADD	RO	RO	RO	0	0	0	0	0	0	0




ALU inst	ALU A	ALU B	imm	Res MUX	dest
00	00	00		00=Reg0 01=Reg1	00=Reg0 01=Reg1
01				10=imm 11=xx	10=imm 11=ALU
10	10	01			
11					

ALU MUX              RES MUX

## **2-BIT CPU: VERSION 8**

**Added 4-bit counter which automatically advances  
Program ROM to next instruction.**




ALU inst	ALU.A	ALU.B	imm	Res MUX	dest
00	00	00	10	01	10
01	00	00	01	01	01
10	00	00	10	01	00
11	00	00	10	11	11

# **2-BIT CPU: VERSION 9**

**Implement 4-bit counter from scratch.**


## 4-bit Counter




# **2-BIT CPU: VERSION 10**

**Implement Program ROM from scratch.**

## 16-bit ROM



**8 x 16-bit ROM**



## **NEXT TIME**

- **Memory Hierarchy**
- **Virtual Memory**