


# CMSC 313 Lecture 23


- **Recap: Mealy vs Moore finite state machines**
- **Finite state machine design & simplification**

# Example: Modulo-4 Counter


- Counter has a clock input (CLK) and a RESET input.
- Counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles.



# State Transition Diagram for Mod-4 Counter




# Mod 4 Counter Timing




# Mealy vs Moore Finite State Machines

- **Mealy: output depends on input and state bits**




- **Moore: output depends only on state bits**



# Example: A Vending Machine Controller

- **Example:** Design a finite state machine for a vending machine controller that accepts nickels (5 cents each), dimes (10 cents each), and quarters (25 cents each). When the value of the money inserted equals or exceeds twenty cents, the machine vends the item and returns change if any, and waits for next transaction.
- **Implement with PLA and D flip-flops.**

# Vending Machine State Transition Diagram



# Vending Machine State Table and State Assignment

Input P.S.	N 00	D 01	Q 10
A	B/000	C/000	A/110
B	C/000	D/000	A/101
C	D/000	A/100	A/111
D	A/100	A/110	B/111


(a)

Input P.S.	N $x_1x_0$ 00	D $x_1x_0$ 01	Q $x_1x_0$ 10
$s_1s_0$	$s_1s_0 / z_2z_1z_0$		
A:00	01/000	10/000	00/110
B:01	10/000	11/000	00/101
C:10	11/000	00/100	00/111
D:11	00/100	00/110	01/111


(b)



# PLA Vending Machine Controller



Base 10 equivalent	Present state				Next state				
	$s_1$	$s_0$	$x_1$	$x_0$	$s_1$	$s_0$	$z_2$	$z_1$	$z_0$
0	0	0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	0	0
2	0	0	1	0	0	0	1	1	0
3	0	0	1	1	d	d	d	d	d
4	0	1	0	0	1	0	0	0	0
5	0	1	0	1	1	1	0	0	0
6	0	1	1	0	0	0	1	0	1
7	0	1	1	1	d	d	d	d	d
8	1	0	0	0	1	1	0	0	0
9	1	0	0	1	0	0	1	0	0
10	1	0	1	0	0	0	1	1	1
11	1	0	1	1	d	d	d	d	d
12	1	1	0	0	0	0	1	0	0
13	1	1	0	1	0	0	1	1	0
14	1	1	1	0	0	1	1	1	1
15	1	1	1	1	d	d	d	d	d



# Simplifying Finite State Machines


- **State Reduction: equivalent FSM with fewer states**
- **State Assignment: choose an assignment of bit patterns to states (e.g., B is 010) that results in a smaller circuit**
- **Choice of flip-flops: use D flip-flops, J-K flip-flops or a T flip-flops? a good choice could lead to simpler circuits.**

# Example: A Sequence Detector

- **Example:** Design a machine that outputs a 1 when exactly two of the last three inputs are 1.
- *e.g.* input sequence of 011011100 produces an output sequence of 001111010.
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-to-1 Multiplexers.
- Start by constructing a state transition diagram (next slide).

# Sequence Detector State Transition Diagram

- Design a machine that outputs a 1 when exactly two of the last three inputs are 1.



# Sequence Detector State Table

Present state \ Input	<i>X</i>	
	0	1
<i>A</i>	<i>B</i> /0	<i>C</i> /0
<i>B</i>	<i>D</i> /0	<i>E</i> /0
<i>C</i>	<i>F</i> /0	<i>G</i> /0
<i>D</i>	<i>D</i> /0	<i>E</i> /0
<i>E</i>	<i>F</i> /0	<i>G</i> /1
<i>F</i>	<i>D</i> /0	<i>E</i> /1
<i>G</i>	<i>F</i> /1	<i>G</i> /0

# Sequence Detector State Assignment

Present state \ Input	X	
	0	1
$s_2s_1s_0$	$s_2s_1s_0z$	$s_2s_1s_0z$
A: 000	001/0	010/0
B: 001	011/0	100/0
C: 010	101/0	110/0
D: 011	011/0	100/0
E: 100	101/0	110/1
F: 101	011/0	100/1
G: 110	101/1	110/0

(a)


Input and state at time  $t$       Next state and output at time  $t+1$

$s_2$	$s_1$	$s_0$	$x$	$s_2$	$s_1$	$s_0$	$z$
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	1	1	0
1	0	1	1	1	0	0	1
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	d	d	d	d
1	1	1	1	d	d	d	d

(b)

# Sequence Detector


	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	1	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	1	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	0	1	1	0
11	1	0	1	1	1	0	0	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d



$$s2' = (\overline{s0} + x)(s2 + s1 + s0)$$

# Sequence Detector

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	1	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	1	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	0	1	1	0
11	1	0	1	1	1	0	0	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d




$$s1' = \overline{s0} x + s0 \overline{x} = s0 \text{ xor } x$$



# Sequence Detector


	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	1	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	1	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	0	1	1	0
11	1	0	1	1	1	0	0	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d



$$s_0' = \overline{x}$$

# Sequence Detector

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	1	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	1	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	0	1	1	0
11	1	0	1	1	1	0	0	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d



$$z = s2 \overline{s1} x + s2 s1 \overline{x}$$

# State Reduction


- Description of state machine  $M_0$  to be reduced.

Present state \ Input	$X$	
	0	1
$A$	$C/0$	$E/1$
$B$	$D/0$	$E/1$
$C$	$C/1$	$B/0$
$D$	$C/1$	$A/0$
$E$	$A/0$	$C/1$

# State Reduction Algorithm

1. Use a 2-dimensional table — an entry for each pair of states.
2. Two states are "distinguished" if:
  - a. States  $X$  and  $Y$  of a finite state machine  $M$  are distinguished if there exists an input  $r$  such that the output of  $M$  in state  $X$  reading input  $r$  is different from the output of  $M$  in state  $Y$  reading input  $r$ .
  - b. States  $X$  and  $Y$  of a finite state machine are distinguished if there exists an input  $r$  such that  $M$  in state  $X$  reading input  $r$  goes to state  $X'$ ,  $M$  in state  $Y$  reading input  $r$  goes to state  $Y'$  and we already know that  $X'$  and  $Y'$  are distinguished states.
3. For each pair  $(X, Y)$ , check if  $X$  and  $Y$  are distinguished using the definition above.
4. At the end of the algorithm, states that are not found to be distinguished are in fact equivalent.

# State Reduction Example: original transition diagram




# State Reduction Table

- An **x** entry indicates that the pair of states are known to be distinguished.
- **A & B are equivalent, C & D are equivalent**

	A	B	C	D	E
A			x	x	x
B			x	x	x
C					x
D					x
E					

## State Reduction Example: reduced transition diagram



# State Reduction Algorithm Performance

- As stated, the algorithm takes  $O(n^4)$  time for a FSM with  $n$  states, because each pass takes  $O(n^2)$  time and we make at most  $O(n^2)$  passes.
- A more clever implementation takes  $O(n^2)$  time.
- The algorithm produces a FSM with the fewest number states possible.
- Performance and correctness can be proven.



# Next Time

- more finite state machine design