# **CMSC 313 Lecture 19**

- **•Combinational Logic Components**
- **• Programmable Logic Arrays**
- **•Karnaugh Maps**

# **Last Time & Before**

- **• Returned midterm exam**
- **• Half adders & full adders**
- **• Ripple carry adders vs carry lookahead adders**
- **• Propagation delay**
- **•Multiplexers**

#### **Multiplexer**



Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

#### **Demultiplexer**





# **Gate-Level Implementation of DEMUX**



#### **Decoder**



# **Gate-Level Implementation of Decoder**



# **Decoder Implementation of Majority Function**

**• Note that the enable input is not always present. We use it when discussing decoders for memory.**



Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring

# **Priority Encoder**

- **An encoder translates a set of inputs into a binary encoding.**
- **Can be thought of as the converse of a decoder.**
- **A priority encoder imposes an order on the inputs.**
- **Ai has a higher priority than Ai+1**



$$
F_0 = A_0 A_1 A_3 + A_0 A_1 A_2
$$
  

$$
F_1 = A_0 A_2 A_3 + A_0 A_1
$$



Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring

# **AND-OR Implementation of Priority Encoder**



Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

# **Programmable Logic Array**

- **A PLA is a customizable AND matrix followed by a customizable OR matrix.**
- **Black box view of PLA:**





Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

# **Simplified Representation of PLA Implementation of Majority Function**



#### **Full Adder**





# **PLA Realization of Full Adder**



# **Reduction (Simplification) of Boolean Expressions**

- **It is usually possible to simplify the canonical SOP (or POS) forms.**
- **A smaller Boolean equation generally translates to a lower gate count in the target circuit.**
- **We cover three methods: algebraic reduction, Karnaugh map reduction, and tabular (Quine-McCluskey) reduction.**

# **Karnaugh Maps: Venn Diagram Representation of Majority Function**

- **Each distinct region in the "Universe" represents a minterm.**
- **This diagram can be transformed into a Karnaugh Map.**





Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring

# **K-Map for Majority Function**

- **Place a "1" in each cell that corresponds to that minterm.**
- **Cells on the outer edge of the map "wrap around"**



Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

# **Adjacency Groupings for Majority Function**



#### **• F = BC + AC + AB**

# **Minimized AND-OR Majority Circuit**



- **F = BC + AC + AB**
- **The K-map approach yields the same minimal two-level form as the algebraic approach.**

# **K-Map Groupings**

- **Minimal grouping is on the left, non-minimal (but logically equivalent) grouping is on the right.**
- **To obtain minimal grouping, create smallest groups first.**



Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring

## **Example Requiring More Rules**



## **K-Map Corners are Logically Adjacent**



#### **K-Maps and Don't Cares**

**• There can be more than one minimal grouping, as a result of don't cares.**



Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

# **Gray Code**

- **• Two bits: 00, 01, 11, 10**
- **• Three bits: 000, 001, 011, 010, 110, 111, 101, 100**
- **• Successive bit patterns only differ at 1 position**
- **• For Karnaugh maps, adjacent 1's represent minterms that can be simplified using the rule:**

 **ABC' + A'BC' = (A + A')BC' = 1 BC' = BC'**



# **Karnaugh Maps**

- **Implicant: rectangle with 1, 2, 4, 8, 16 ... 1's**
- **Prime Implicant: an implicant that cannot be extended into a larger implicant**
- **Essential Prime Implicant: the only prime implicant that covers some 1**
- **K-map Algorithm (not from M&H):** 
	- **1. Find ALL the prime implicants. Be sure to check every 1 and to use don't cares.**
	- **2. Include all essential prime implicants.**
	- **3. Try all possibilities to find the minimum cover for the remaining 1's.**

## **K-map Example**



**A'B + AC'D + AB'D'**

# **Notes on K-maps**

- **•Also works for POS**
- **• Takes 2n time for formulas with n variables**
- **•Only optimizes two-level logic**

**Reduces number of terms, then number of literals in each term**

- **•Assumes inverters are free**
- **•Does not consider minimizations across functions**
- **•Circuit minimization is generally a hard problem**
- **•Quine-McCluskey can be used with more variables**
- **•CAD tools are available if you are serious**

# **Circuit Minimization is Hard**

#### **•Unix systems store passwords in encrypted form.**

**User types in x, system computes f(x) and looks for f(x) in a file.**

**• Suppose we us 64-bit passwords and I want to find the password x, such that f(x) = y. Let**

 $g_i(x) = 0$  if  $f(x) = y$  and the ith bit of x is 0  **1 otherwise.**

- **• If the ith bit of x is 1, then gi(x) outputs 1 for every x and has a very, very simple circuit.**
- **• If you can simplify every circuit quickly, then you can crack passwords quickly.**

# **3-Level Majority Circuit**

**• K-Map Reduction results in a reduced two-level circuit (that is, AND followed by OR. Inverters are not included in the two-level count). Algebraic reduction can result in multi-level circuits with even fewer logic gates and fewer inputs to the logic gates.**













