CMSC 313 Lecture 26

- Review FSM Simplification
- Using J-K Flip-Flops
- DigSim Exercise 2

Simplifying Finite State Machines

- State Reduction: equivalent FSM with fewer states
- State Assignment: choose an assignment of bit patterns to states (e.g., A is 010) that results in a smaller circuit
- Choice of flip-flops: use D flip-flops, J-K flip-flops or a T flip-flops? a good choice could lead to simpler circuits.

Last Time

- State Reduction Algorithm
- State Assignment Heuristics
- Used Sequence Detector example:
 - \diamond Reduced number of states from 7 to 6
 - Better state assignment yielded smaller circuit

Excitation Tables

• Each table shows the settings that must be applied at the inputs at time t in order to change the outputs at time *t*+1.

	Q_t	Q_{t+1}	S	R
S-R	0	0	0	0
flip-flop	0	1	1	0
	1	0	0	1
	1	1	0	0
I				
			1	
	Q_t	Q_{t+1}	J	K
J-K	Q_t 0	Q_{t+1}	<i>J</i> 0	K d
J-K flip-flop	Q_t 0 0	$\begin{array}{c} Q_{t+1} \\ 0 \\ 1 \end{array}$	<i>J</i> 0 1	K d d
J-K flip-flop	Q_t 0 0 1	Q_{t+1} 0 1 0	J 0 1 d	K d d 1
J-K flip-flop	$\begin{array}{c} \mathcal{Q}_t \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	Q_{t+1} 0 1 0 1	J 0 1 d d	<i>K d d</i> 1 0

	Q_t	Q_{t+1}	D
D flip-flop	0 0 1 1	0 1 0 1	0 1 0 1

	Q_t	Q_{t+1}	Т
T flip-flop	0 0 1	0 1 0	0 1 1
	1	1	0



Serial Adder Next-State Functions

 Truth table showing next-state functions for a serial adder for D, S-R, T, and J-K flip-flops. Shaded functions are used in the example.

	Р	resent State		(Set)	(Reset)				
X	Y	S_t	D	S	R	Т	J	K	Ζ
0	0	0	0	0	0	0	0	d	0
0	0	1	0	0	1	1	d	1	1
0	1	0	0	0	0	0	0	d	1
0	1	1	1	0	0	0	d	0	0
1	0	0	0	0	0	0	0	d	1
1	0	1	1	0	0	0	d	0	0
1	1	0	1	1	0	1	1	d	0
1	1	1	1	0	0	0	d	0	1

Principles of Computer Architecture by M. Murdocca and V. Heuring

Appendix B: Reduction of Digital Logic

J-K Flip-Flop Serial Adder Circuit



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

D Flip-Flop Serial Adder Circuit



© 1999 M. Murdocca and V. Heuring

Appendix B: Reduction of Digital Logic



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring



Improved Sequence Detector?

• Formulas from the 7-state FSM:

$$s2' = (\overline{s0} + x) (s2 + s1 + s0)$$

$$s1' = \overline{s0} x + s0 \overline{x} = s0 \text{ xor } x$$

$$s0' = \overline{x}$$

$$z = s2 \overline{s1} x + s2 \overline{s1} \overline{x}$$

• Formulas from the 6-state FSM:

$$s2' = s2 s0 + s1$$

$$s1' = \overline{s2} \overline{s1} x + s2 \overline{s0} x$$

$$s0' = \overline{s2} \overline{s1} \overline{x} + s0 x + s2 \overline{s0} + s1 x$$

$$z = s2 \overline{s0} x + s1 s0 x + s2 s0 \overline{x}$$

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Sequence Detector State Assignment

7-state



new 6-state



UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Improved Sequence Detector

• Textbook formulas for the 6-state FSM:

$$s2' = s2 s0 + s1$$

$$s1' = \overline{s2} \overline{s1} x + s2 \overline{s0} x$$

$$s0' = \overline{s2} \overline{s1} \overline{x} + s0 x + s2 \overline{s0} + s1 x$$

$$z = s2 \overline{s0} x + s1 s0 x + s2 s0 \overline{x}$$

• New formulas for the 6-state FSM:

$$s2' = (\overline{s0} + x) (s2 + s1 + s0)$$

$$s1' = \overline{s0} x$$

$$s0' = \overline{x}$$

$$z = s2 \overline{s1} x + s2 \overline{s1} \overline{x}$$

	s2	s1	s0	X	s2'	s1'	s0'	Z	j2	k2	j1	k1	j0	k0
0	0	0	0	0	0	0	1	0	0	d	0	d	1	d
1	0	0	0	1	0	1	0	0	0	d	1	d	0	d
2	0	0	1	0	0	0	1	0	0	d	0	d	d	0
3	0	0	1	1	1	0	0	0	1	d	0	d	d	1
4	0	1	0	0	1	0	1	0	1	d	d	1	1	d
5	0	1	0	1	1	1	0	0	1	d	d	0	0	d
6	0	1	1	0	d	d	d	d	d	d	d	d	d	d
7	0	1	1	1	d	d	d	d	d	d	d	d	d	d
8	1	0	0	0	1	0	1	0	d	0	0	d	1	d
9	1	0	0	1	1	1	0	1	d	0	1	d	0	d
10	1	0	1	0	0	0	1	0	d	1	0	d	d	0
11	1	0	1	1	1	0	0	1	d	0	0	d	d	1
12	1	1	0	0	1	0	1	1	d	0	d	1	1	d
13	1	1	0	1	1	1	0	0	d	0	d	0	0	d
14	1	1	1	0	d	d	d	d	d	d	d	d	d	d
15	1	1	1	1	d	d	d	d	d	d	d	d	d	d



J2

K2



J2 = s1 + s0 x

K2 = s0 x

UMBC, CMSC313, Richard Chang <chang@umbc.edu>





K1





 $J1 = \overline{s0} x$

K1 = x

JO

К0





 $J0 = \overline{x}$

K0 = x

Improved Sequence Detector

• Formulas for the 6-state FSM with D Flip-flops:

$$s2' = (\overline{s0} + x)(s2 + s1 + s0)$$

$$s1' = \overline{s0} x$$

$$s0' = \overline{x}$$

• Formulas for the 6-state FSM with J-K Flip-flops:

J2	=	s1	+	s0	x	K2	=	s0	X
J1	=	s0	x			к1	=	x	
J0	=	- x				к0	=	x	

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

DigSim Assignment 2: Finite State Machine Simplifications

Due: Tuesday December 9, 2003

Objective

The objective is to design and simplify a moderately complex a finite state machine.

Assignment

For this project you will design and implement in DigSim a Mealy finite state machine with one input bit x and one output bit z. The machine's output z is 1 whenever the input sequence ...0111 or ...1000 has been detected. The patterns may overlap. For example, if the machine is given input 0111000, the output would be 0001001. [Adapted from *Contemporary Logic Design*, Randy H. Katz, Benjamin/Cummings Publishing, 1994.]

In order to complete the project, you must accomplish the following tasks. Note that for this project, you will submit both your design work (on paper) and the DigSim implementation of the resulting finite state machine (via submit).

- 1. Draw a transition diagram for the finite state machine described above. Use the state reduction algorithm to minimize the number of states in your machine. Although, you might start with an FSM with as many as 15 states, at the end of the reduction process you should have 7 states in your machine. Name your states A, B, C, D, E, F and G. You may take shortcuts, but you must show your work.
- 2. Assign bit patterns to each state of the machine. Use the heuristics for state assignment presented in class (available on the course lecture topics web page). Do this step carefully as it will have a large effect on the complexity of your final circuit. *Hint:* follow the loops in the FSM and try to assign bit patterns such that in each step of the loop only one state bit changes. You might not be able to achieve this for *every* step of the loop, but you can try to have only one state bit change for *most* steps of the loop. Write down your final state assignment in the table given.
- 3. Fill in the state transition table for the finite state machine given below. In this table, s2, s1 and s0 are the state bits, x is the input bit and z is the output bit. Then s2', s1' and s0' are the next states to be stored in the flip flops.
- 4. Use the Karnaugh maps provided to simplify the Boolean formulas for a finite state machine to be implemented using D flip-flops. You will need Karnaugh maps for s2', s1', s0' and z.
- 5. Using the excitation table for J-K flip-flops, fill in the columns j2, k2, j1, k1, j0 and k0 in the truth table below. The columns j2 and k2 represent the settings to the inputs of the J-K flip-flop that will cause it to store the state bit s2'. The columns j1, k1, j0 and k0 are analogous for the J-K flip-flops used to store state bits s1 and s0.
- 6. Use the Karnaugh maps provided to simplify the Boolean formulas for the J and K inputs to each J-K flip flop. You will need Karnaugh maps for j2, k2, j1, k1, j0 and k0. The formula for the output z will be the same as in Step 4.
- 7. Decide whether you want to use D flip-flops or J-K flip-flops. Briefly justify your choice.
- 8. Implement the resulting circuit in DigSim. Hint: it is possible to implement this FSM using fewer than 14 gates. If your circuit requires many more gates, redo the simplification steps.

What to submit

In class on Tuesday December 9, turn in your finite state diagram, truth table, Karnaugh maps and the resulting Boolean formulas on paper. Make copies of these, if you still need them to implement your circuit in DigSim.

Save your circuit as you did in DigSim Assignment 1. Submit the circuit file using the Unix submit command as in previous assignments. The submission name for this assignment is: digsim2.

CMSC 313 Digsim Exercise 2

Name: ______

Minimized 7-State Transition Diagram (show work)

State Assignment:

А	
В	
С	
D	
Е	
F	
G	
unused	

Excitation Table for J-K Flip-Flops

Q	Q'	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

Truth Table:

	s2	s1	s0	x	s2'	s1'	s0'	Z	j2	k2	j1	k1	j0	k0
0	0	0	0	0										
1	0	0	0	1										
2	0	0	1	0										
3	0	0	1	1										
4	0	1	0	0										
5	0	1	0	1										
6	0	1	1	0										
7	0	1	1	1										
8	1	0	0	0										
9	1	0	0	1										
10	1	0	1	0										
11	1	0	1	1										
12	1	1	0	0										
13	1	1	0	1										
14	1	1	1	0										
15	1	1	1	1										

Question:

Should you use D flip-flops or J-K flip-flops to implement this circuit? Why?

Karnaugh Maps for D Flip-Flops and the output



s2' =



s1' =









Karnaugh Maps for J-K Flip-Flops













Next Time

- Registers
- Memory