CMSC 313 Lecture 25

- **•DigSim Exercise 1 due**
- **• State Reduction Algorithm**
- **• State Assignment Heuristics**
- **•Using J-K Flip-Flops (?)**
- **• SCEQs**

DigSim Assignment 1: A Finite State Machine Due: November 25, 2003

Objective: The objective of this assignment is to implement a finite state machine using DigSim.

Assignment: Consider the finite state machine represented below as a transition diagram¹:

This finite state machine starts in state q_0 and has one input bit and one output bit. The output bit is 1 if the input sequence up to the current point ends with 010 as long as the sequence 100 has never been seen. For example, the machine outputs 1 after reading 00011010, but outputs 0 after reading 110110010. (Verify for yourself that the transition diagram fits the description.)

Your assignment is to implement this finite state machine in DigSim. You must:

- 1. Use three D flip-flops to store the 7 states of the machine. State q_0 will be represented as 000, $q_1 = 001$, $q_2 = 010$, ..., $q_6 = 110$. The bit pattern 111 is not used.
- 2. Let s_2, s_1, s_0 be the state bits stored in the D flip-flops, x be the input bit and z be the output bit. Fill in the attached truth table for the next state bits s'_2, s'_1, s'_0 and the output bit z.
- 3. For s_2', s_1', s_0' and z, use Karnaugh maps to obtain simplified SOP or POS Boolean formulas.
- 4. Implement the finite state machine in DigSim. You should study the "Sequence Detector" example in DigSim (use "Open example" under the File menu) for suggestions on the layout of your finite state machine.

Implementation notes:

- Label the switches and flip-flops in your circuit appropriately.
- If you need a 4-input OR gate, you need to use two layers of 2-input or 3-input OR gates to accomplish the same function. Ditto for 4-input AND gates.

¹ Adapted from *Contemporary Logic Design*, Randy H. Katz, Benjamin/Cummings Publishing, 1994.

- Make sure to leave time to debug your circuit. Note that to restart the finite state machine in the 000 state, you need to save the circuit and load it back into DigSim.
- The D flip-flops in DigSim are positive-edge triggered. To change the state of the flip-flop, change the input when the clock is low, then bring the clock from low to high. The input to the D flip-flop when the clock changes from low to high will be stored in the flip-flop.

What to submit:

- 1. Make a copy of your truth-table and Karnaugh maps and submit the hard copy in class on Tuesday November 25.
- 2. Save your circuit as you did in the DigSim part of Homework 4. Submit the circuit file using the Unix submit command as in previous assignments. The submission name for this assignment is: digsim1. The UNIX command to do this should look something like:

submit cs313_0101 digsim1 fsm.sim

Name:

Truth table:

Last Time

- **•Master-slave J-K flip-flops with two-phase clock**
- **•Mealy vs Moore finite state machines**
- **•Vending machine example**
- **• Sequence detector example**

Simplifying Finite State Machines

- **• State Reduction: equivalent FSM with fewer states**
- **• State Assignment: choose an assignment of bit patterns to states (e.g., A is 010) that results in a smaller circuit**
- **•Choice of flip-flops: use D flip-flops, J-K flip-flops or a T flip-flops? a good choice could lead to simpler circuits.**

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

State Reduction Algorithm

1.Use a 2-dimensional table — an entry for each pair of states.

2. Two states are "distinguished" if:

a. States X and Y of a finite state machine M are distinguished if there exists an input r such that the output of M in state X reading input r is different from the output of M in state Y reading input r.

b. States X and Y of a finite state machine are distinguished if there exists an input r such that M in state X reading input r goes to state X', M in state Y reading input r goes to state Y' and we already know that X' and Y' are distinguished states.

- **3. For each pair (X,Y), check if X and Y are distinguished using the definition above.**
- **4. At the end of the algorithm, states that are not found to be distinguished are in fact equivalent.**

State Reduction Example: original transition diagram

State Reduction Table

- **•An x entry indicates that the pair of states are known to be distinguished.**
- **•A & B are equivalent, C & D are equivalent**

State Reduction Example: reduced transition diagram

State Reduction Algorithm Performance

- **As stated, the algorithm takes O(n⁴) time for a FSM** with n states, because each pass takes O(n²) time and we make at most O(n²) passes.
- **A more clever implementation takes O(n²) time.**
- **• The algorithm produces a FSM with the fewest number states possible.**
- **• Performance and correctness can be proven.**

The State Assignment Problem

• Two state assignments for machine M2.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

• Boolean equations for machine M_2 using state assignment SA₁.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Principles of Computer Architecture by M. Murdocca** and V. Heuring

State Assignment Heuristics

•No known efficient alg. for best state assignment

• Some heuristics (rules of thumb):

- **The initial state should be simple to reset all zeroes or all ones.**
- **Minimize the number of state variables that change on each transition.**
- **Maximize the number of state variables that don't change on each transition.**
- **Exploit symmetries in the state diagram.**
- **If there are unused states (when the number of states s is not a power of 2), choose the unused state variable combinations carefully. (Don't just use the first s combination of state variables.)**
- **Decompose the set of state variables into bits or fields that have well-defined meaning with respect to the input or output behavior.**
- **Consider using more than the minimum number of states to achieve the objectives above.**

B-35 Appendix B: Reduction of Digital Logic

Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring

Sequence Detector State Table

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Sequence Detector State Reduction Table

Sequence Detector Reduced State Table

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Sequence Detector State Assignment

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

Sequence Detector K-Maps

• K-map reduction of next state and output functions for sequence detector.

Principles of Computer Architecture by M. Murdocca and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring **Computer Architecture by M. Murdocca** and V. Heuring

01 11 10 00 S_0X 1 1 01 11 10 *d d d d* 1 $\overline{00}^{\overline{1}}$ $\sqrt{S_2S_1}$

$$
S_1 = \overline{S_2} \overline{S_1} X + S_2 \overline{S_0} X
$$

 $Z = S_2 \overline{S_0} X + S_1 S_0 X + S_2 S_0 \overline{X}$

Improved Sequence Detector?

• Formulas from the 7-state FSM:

$$
s2' = (s0 + x) (s2 + s1 + s0)
$$

\n
$$
s1' = \overline{s0} x + s0 \overline{x} = s0 \overline{x}0 \overline{x}
$$

\n
$$
s0' = \overline{x}
$$

\n
$$
z = s2 \overline{s1} x + s2 s1 \overline{x}
$$

• Formulas from the 6-state FSM:

$$
s2' = s2 s0 + s1
$$

\n
$$
s1' = \overline{s2} \overline{s1} x + s2 \overline{s0} x
$$

\n
$$
s0' = \overline{s2} \overline{s1} x + s0 x + s2 \overline{s0} + s1 x
$$

\n
$$
z = s2 \overline{s0} x + s1 s0 x + s2 s0 \overline{x}
$$

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Sequence Detector State Assignment

7-state new 6-state

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

7-state new 6-state

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

7-state new 6-state

 $s1' = \frac{1}{s0} x + s0 x$ $s1' = \frac{1}{s0} x$

7-state new 6-state

 _ _

 $s0' = x$ $s0' = x$

7-state new 6-state

Improved Sequence Detector

• Textbook formulas for the 6-state FSM:

$$
s2' = s2 s0 + s1
$$

\n
$$
s1' = \overline{s2} s1 x + s2 s0 x
$$

\n
$$
s0' = \overline{s2} s1 x + s0 x + s2 s0 + s1 x
$$

\n
$$
z = s2 s0 x + s1 s0 x + s2 s0 x
$$

•New formulas for the 6-state FSM:

$$
s2' = (\overline{s0} + x) (s2 + s1 + s0)
$$

$$
s1' = \overline{s0} x
$$

$$
s0' = \overline{x}
$$

$$
z = s2 \overline{s1} x + s2 s1 \overline{x}
$$

Next Time

•more finite state machine design